

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	29
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 21x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/c8051f366-c-gq">https://www.e-xfl.com/product-detail/silicon-labs/c8051f366-c-gq</a>

---

13.3.2.16.4.2 PSWE Maintenance .....	141
13.3.3.System Clock .....	141
13.4.Flash Read Timing .....	143
<b>14.Branch Target Cache .....</b>	<b>145</b>
14.1.Cache and Prefetch Operation .....	145
14.2.Cache and Prefetch Optimization .....	146
<b>15.External Data Memory Interface and On-Chip XRAM.....</b>	<b>152</b>
15.1.Accessing XRAM.....	152
15.1.1.16-Bit MOVX Example .....	152
15.1.2.8-Bit MOVX Example .....	152
15.2.Configuring the External Memory Interface .....	153
15.3.Port Configuration.....	153
15.4.Multiplexed and Non-multiplexed Selection.....	156
15.4.1.Multiplexed Configuration.....	156
15.4.2.Non-multiplexed Configuration.....	157
15.5.Memory Mode Selection.....	158
15.5.1.Internal XRAM Only .....	158
15.5.2.Split Mode without Bank Select.....	158
15.5.3.Split Mode with Bank Select.....	158
15.5.4.External Only.....	159
15.6.Timing .....	159
15.6.1.Non-multiplexed Mode .....	161
15.6.2.Multiplexed Mode .....	164
<b>16.Oscillators .....</b>	<b>168</b>
16.1.Programmable Internal High-Frequency (H-F) Oscillator .....	168
16.1.1. Internal Oscillator Suspend Mode .....	169
16.2.Programmable Internal Low-Frequency (L-F) Oscillator .....	170
16.2.1.Calibrating the Internal L-F Oscillator.....	171
16.3.External Oscillator Drive Circuit.....	172
16.4.System Clock Selection.....	172
16.5.External Crystal Example .....	175
16.6.External RC Example .....	176
16.7.External Capacitor Example .....	176
16.8.Phase-Locked Loop (PLL).....	177
16.8.1.PLL Input Clock and Pre-divider .....	177
16.8.2.PLL Multiplication and Output Clock .....	177
16.8.3.Powering on and Initializing the PLL .....	178
<b>17.Port Input/Output.....</b>	<b>182</b>
17.1.Priority Crossbar Decoder .....	184
17.2.Port I/O Initialization .....	186
17.3.General Purpose Port I/O .....	189
<b>18.SMBus .....</b>	<b>200</b>
18.1.Supporting Documents .....	200
18.2.SMBus Configuration.....	201

---

## List of Figures

### 1. System Overview

Figure 1.1. C8051F360/3 Block Diagram .....	20
Figure 1.2. C8051F361/4/6/8 Block Diagram .....	21
Figure 1.3. C8051F362/5/7/9 Block Diagram .....	21
Figure 1.4. Comparison of Peak MCU Execution Speeds .....	22
Figure 1.5. On-Chip Clock and Reset .....	23
Figure 1.6. On-Board Memory Map .....	24
Figure 1.7. Development/In-System Debug Diagram .....	25
Figure 1.8. Digital Crossbar Diagram (Port 0 to Port 3) .....	26
Figure 1.9. PCA Block Diagram .....	27
Figure 1.10. PCA Block Diagram .....	27
Figure 1.11. 10-Bit ADC Block Diagram .....	28
Figure 1.12. Comparator0 Block Diagram .....	29
Figure 1.13. Comparator1 Block Diagram .....	30
Figure 1.14. IDA0 Functional Block Diagram .....	31

### 2. Absolute Maximum Ratings

### 3. Global Electrical Characteristics

### 4. Pinout and Package Definitions

Figure 4.1. TQFP-48 Pinout Diagram (Top View) .....	39
Figure 4.2. TQFP-48 Package Diagram .....	40
Figure 4.3. LQFP-32 Pinout Diagram (Top View) .....	41
Figure 4.4. LQFP-32 Package Diagram .....	42
Figure 4.5. QFN-28 Pinout Diagram (Top View) .....	43
Figure 4.6. QFN-28 Package Drawing .....	44
Figure 4.7. Typical QFN-28 Landing Diagram .....	45
Figure 4.8. QFN-28 Solder Paste Recommendation .....	46

### 5. 10-Bit ADC (ADC0, C8051F360/1/2/6/7/8/9)

Figure 5.1. ADC0 Functional Block Diagram .....	47
Figure 5.2. Typical Temperature Sensor Transfer Function .....	49
Figure 5.3. Temperature Sensor Error with 1-Point Calibration .....	50
Figure 5.4. 10-Bit ADC Track and Conversion Example Timing .....	52
Figure 5.5. ADC0 Equivalent Input Circuits .....	53
Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data ...	60
Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data .....	60
Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data .....	61
Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data .....	61

### 6. 10-Bit Current Mode DAC (IDA0, C8051F360/1/2/6/7/8/9)

Figure 6.1. IDA0 Functional Block Diagram .....	63
Figure 6.2. IDA0 Data Word Mapping .....	64

### 7. Voltage Reference (C8051F360/1/2/6/7/8/9)

Figure 7.1. Voltage Reference Functional Block Diagram .....	67
--	----

### 8. Comparators

Figure 8.1. Comparator0 Functional Block Diagram .....	70
--	----

## 5. 10-Bit ADC (ADC0, C8051F360/1/2/6/7/8/9)

The ADC0 subsystem for the C8051F360/1/2/6/7/8/9 consists of two analog multiplexers (referred to collectively as AMUX0) with 23 total input selections, and a 200 kps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector. The AMUX0, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure P1.0-P3.4 (where available), the Temperature Sensor output, or  $V_{DD}$  with respect to P1.0-P3.4, VREF, or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic '1'. The ADC0 subsystem is in low power shutdown when this bit is logic '0'.





Figure 5.1. ADC0 Functional Block Diagram



**Figure 5.3. Temperature Sensor Error with 1-Point Calibration**

## SFR Definition 5.6. ADC0CN: ADC0 Control

SFR Page: all pages		(bit addressable)						
SFR Address: 0xE8								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bit 7: AD0EN: ADC0 Enable Bit.  
0: ADC0 Disabled. ADC0 is in low-power shutdown.  
1: ADC0 Enabled. ADC0 is active and ready for data conversions.

Bit 6: AD0TM: ADC0 Track Mode Bit.  
0: Normal Track Mode: When ADC0 is enabled, tracking is continuous unless a conversion is in progress.  
1: Low-power Track Mode: Tracking Defined by AD0CM2-0 bits (see below).

Bit 5: AD0INT: ADC0 Conversion Complete Interrupt Flag.  
0: ADC0 has not completed a data conversion since the last time AD0INT was cleared.  
1: ADC0 has completed a data conversion.

Bit 4: AD0BUSY: ADC0 Busy Bit.  
Read:  
0: ADC0 conversion is complete or a conversion is not currently in progress. AD0INT is set to logic '1' on the falling edge of AD0BUSY.  
1: ADC0 conversion is in progress.  
Write:  
0: No Effect.  
1: Initiates ADC0 Conversion if AD0CM2-0 = 000b

Bit 3: AD0WINT: ADC0 Window Compare Interrupt Flag.  
0: ADC0 Window Comparison Data match has not occurred since this flag was last cleared.  
1: ADC0 Window Comparison Data match has occurred.

Bits 2–0: AD0CM2–0: ADC0 Start of Conversion Mode Select.  
When AD0TM = 0:  
000: ADC0 conversion initiated on every write of '1' to AD0BUSY.  
001: ADC0 conversion initiated on overflow of Timer 0.  
010: ADC0 conversion initiated on overflow of Timer 2.  
011: ADC0 conversion initiated on overflow of Timer 1.  
100: ADC0 conversion initiated on rising edge of external CNVSTR.  
101: ADC0 conversion initiated on overflow of Timer 3.  
11x: Reserved.  
When AD0TM = 1:  
000: Tracking initiated on write of '1' to AD0BUSY and lasts 3 SAR clocks, followed by conversion.  
001: Tracking initiated on overflow of Timer 0 and lasts 3 SAR clocks, followed by conversion.  
010: Tracking initiated on overflow of Timer 2 and lasts 3 SAR clocks, followed by conversion.  
011: Tracking initiated on overflow of Timer 1 and lasts 3 SAR clocks, followed by conversion.  
100: ADC0 tracks only when CNVSTR input is logic low; conversion starts on rising CNVSTR edge.  
101: Tracking initiated on overflow of Timer 3 and lasts 3 SAR clocks, followed by conversion.  
11x: Reserved.

## 5.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

### SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte

SFR Page: all pages								Reset Value
SFR Address: 0xC4								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits 7–0: High byte of ADC0 Greater-Than Data Word.								

### SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte

SFR Page: all pages								Reset Value
SFR Address: 0xC3								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits 7–0: Low byte of ADC0 Greater-Than Data Word.								

# C8051F360/1/2/3/4/5/6/7/8/9

## SFR Definition 8.5. CPT1MX: Comparator1 MUX Selection

SFR Page: all pages  
SFR Address: 0x9E

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
–	–	CMX1N1	CMX1N0	–	–	CMX1P1	CMX1P0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–6: UNUSED. Read = 11b, Write = don't care.

Bits 5–4: CMX1N1–CMX1N0: Comparator1 Negative Input MUX Select.

These bits select which Port pin is used as the Comparator1 negative input.

CMX1N1	CMX1N0	C8051F360/3	C8051F361/2/4/5/6/7/8/9
		Negative Input	Negative Input
0	0	P2.1	P1.3
0	1	P2.6	P1.7
1	0	P3.4	P2.3
1	1	P4.0	P2.7

Bits 3–2: UNUSED. Read = 11b, Write = don't care.

Bits 1–0: CMX1P1–CMX1P0: Comparator1 Positive Input MUX Select.

These bits select which Port pin is used as the Comparator1 positive input.

CMX1P1	CMX1P0	C8051F360/3	C8051F361/2/4/5/6/7/8/9
		Positive Input	Positive Input
0	0	P2.0	P1.2
0	1	P2.5	P1.6
1	0	P3.3	P2.2
1	1	P3.7	P2.6

**Table 9.1. CIP-51 Instruction Set Summary (Continued)**

Mnemonic	Description	Bytes	Clock Cycles
JZ rel	Jump if A equals zero	2	2/3*
JNZ rel	Jump if A does not equal zero	2	2/3*
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4*
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4*
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4*
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5*
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3*
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4*
NOP	No operation	1	1

\* Branch instructions will incur a cache-miss penalty if the branch target location is not already stored in the Branch Target Cache. See Section “14. Branch Target Cache” on page 145 for more details.

## Notes on Registers, Operands and Addressing Modes:

**Rn** - Register R0-R7 of the currently selected register bank.

**@Ri** - Data RAM location addressed indirectly through R0 or R1.

**rel** - 8-bit, signed (2s complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

**direct** - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

**#data** - 8-bit constant

**#data16** - 16-bit constant

**bit** - Direct-accessed bit in Data RAM or SFR

**addr11** - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

**addr16** - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP.  
All mnemonics copyrighted © Intel Corporation 1980.

## SFR Definition 9.3. SFRNEXT: SFR Next Register

SFR Page: all pages  
SFR Address: 0x85

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–0: SFR Page Stack Bits: SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFR-LAST is the third entry. The SFR stack bytes may be used alter the context in the SFR Page Stack, and will not cause the stack to ‘push’ or ‘pop’. Only interrupts and return from interrupts cause pushes and pops of the SFR Page Stack.

Write: Sets the SFR Page contained in the second byte of the SFR Stack. This will cause the SFRPAGE SFR to have this SFR page value upon a return from interrupt.

Read: Returns the value of the SFR page contained in the second byte of the SFR stack. This is the value that will go to the SFR Page register upon a return from interrupt.

## SFR Definition 9.4. SFRLAST: SFR Last Register

SFR Page: all pages  
SFR Address: 0x86

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–0: SFR Page Stack Bits: SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFR-LAST is the third entry. The SFR stack bytes may be used alter the context in the SFR Page Stack, and will not cause the stack to ‘push’ or ‘pop’. Only interrupts and return from interrupts cause pushes and pops of the SFR Page Stack.

Write: Sets the SFR Page in the last entry of the SFR Stack. This will cause the SFRNEXT SFR to have this SFR page value upon a return from interrupt.

Read: Returns the value of the SFR page contained in the last entry of the SFR stack.

## SFR Definition 10.1. IE: Interrupt Enable

SFR Page: all pages		(bit addressable)						
SFR Address: 0xA8								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bit 7:

EA: Global Interrupt Enable.

This bit globally enables/disables all interrupts. It overrides the individual interrupt mask settings.

0: Disable all interrupt sources.

1: Enable each interrupt according to its individual mask setting.

Bit 6:

ESPI0: Enable Serial Peripheral Interface (SPI0) Interrupt.

This bit sets the masking of the SPI0 interrupts.

0: Disable all SPI0 interrupts.

1: Enable interrupt requests generated by SPI0.

Bit 5:

ET2: Enable Timer 2 Interrupt.

This bit sets the masking of the Timer 2 interrupt.

0: Disable Timer 2 interrupt.

1: Enable interrupt requests generated by the TF2L or TF2H flags.

Bit 4:

ES0: Enable UART0 Interrupt.

This bit sets the masking of the UART0 interrupt.

0: Disable UART0 interrupt.

1: Enable UART0 interrupt.

Bit 3:

ET1: Enable Timer 1 Interrupt.

This bit sets the masking of the Timer 1 interrupt.

0: Disable all Timer 1 interrupt.

1: Enable interrupt requests generated by the TF1 flag.

Bit 2:

EX1: Enable External Interrupt 1.

This bit sets the masking of External Interrupt 1.

0: Disable external interrupt 1.

1: Enable interrupt requests generated by the /INT1 input.

Bit 1:

ET0: Enable Timer 0 Interrupt.

This bit sets the masking of the Timer 0 interrupt.

0: Disable all Timer 0 interrupt.

1: Enable interrupt requests generated by the TF0 flag.

Bit 0:

EX0: Enable External Interrupt 0.

This bit sets the masking of External Interrupt 0.

0: Disable external interrupt 0.

1: Enable interrupt requests generated by the /INT0 input.

## 12.2. Power-Fail Reset/ $V_{DD}$ Monitor

When a power-down transition or power irregularity causes  $V_{DD}$  to drop below  $V_{RST}$ , the power supply monitor will drive the  $\overline{RST}$  pin low and hold the CIP-51 in a reset state (see Figure 12.2). When  $V_{DD}$  returns to a level above  $V_{RST}$ , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if  $V_{DD}$  dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The  $V_{DD}$  Monitor is enabled after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if the  $V_{DD}$  Monitor is disabled and a software reset is performed, the  $V_{DD}$  Monitor will still be disabled after the reset. **To protect the integrity of Flash contents, the  $V_{DD}$  Monitor must be enabled and selected as a reset source if software contains routines which erase or write Flash memory. If the  $V_{DD}$  Monitor is not enabled, any erase or write performed on Flash memory will cause a Flash Error device reset.**

**The  $V_{DD}$  Monitor must be enabled before it is selected as a reset source.** Selecting the  $V_{DD}$  Monitor as a reset source before it is enabled and stabilized may cause a system reset. The procedure for configuring the  $V_{DD}$  Monitor as a reset source is shown below:

- Step 1. Enable the  $V_{DD}$  Monitor (VDMEN bit in VDM0CN = '1').
- Step 2. Wait for the  $V_{DD}$  Monitor to stabilize (approximately 5  $\mu$ s).  
**Note: This delay should be omitted if software contains routines which erase or write Flash memory.**
- Step 3. Select the  $V_{DD}$  Monitor as a reset source (PORSF bit in RSTSRC = '1').

See Table 12.1 for complete electrical characteristics of the  $V_{DD}$  Monitor.

**Note: Software should take care not to inadvertently disable the  $V_{DD}$  Monitor as a reset source when writing to RSTSRC to enable other reset sources or to trigger a software reset. All writes to RSTSRC should explicitly set PORSF to '1' to keep the  $V_{DD}$  Monitor enabled as a reset source.**

## SFR Definition 15.2. EMI0CF: External Memory Configuration

SFR Page: F  
SFR Address: 0xC7

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
—	—	—	EMD2	EMD1	EMD0	EALE1	EALE0	00000011
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–5: UNUSED. Read = 000b. Write = don't care.

Bit 4: EMD2: EMIF Multiplex Mode Select.

0: EMIF operates in multiplexed address/data mode.

1: EMIF operates in non-multiplexed mode (separate address and data pins).

Bits 3–2: EMD1–0: EMIF Operating Mode Select.

These bits control the operating mode of the External Memory Interface.

00: Internal Only: MOVX accesses on-chip XRAM only. All effective addresses alias to on-chip memory space.

01: Split Mode without Bank Select: Accesses below the 1 k boundary are directed on-chip. Accesses above the 1 k boundary are directed off-chip. 8-bit off-chip MOVX operations use the current contents of the Address High port latches to resolve upper address byte. Note that in order to access off-chip space, EMI0CN must be set to a page that is not contained in the on-chip address space.

10: Split Mode with Bank Select: Accesses below the 1 k boundary are directed on-chip. Accesses above the 1 k boundary are directed off-chip. 8-bit off-chip MOVX operations use the contents of EMI0CN to determine the high-byte of the address.

11: External Only: MOVX accesses off-chip XRAM only. On-chip XRAM is not visible to the CPU.

Bits 1–0: EALE1–0: ALE Pulse-Width Select Bits (only has effect when EMD2 = 0).


00: ALE high and ALE low pulse width = 1 SYSCLK cycle.

01: ALE high and ALE low pulse width = 2 SYSCLK cycles.

10: ALE high and ALE low pulse width = 3 SYSCLK cycles.

11: ALE high and ALE low pulse width = 4 SYSCLK cycles.

## 15.6.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.



**Figure 15.5. Non-multiplexed 8-bit MOVX without Bank Select Timing**

## SFR Definition 17.2. XBR1: Port I/O Crossbar Register 1

SFR Page: F								Reset Value
SFR Address: 0xE2		R/W	R/W	R/W	R/W	R/W	R/W	
WEAKPUD	XBARE	T1E	T0E	ECIE	PCA0ME			00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

- Bit 7: WEAKPUD: Port I/O Weak Pullup Disable.  
 0: Weak Pullups enabled (except for Ports whose I/O are configured as analog input).  
 1: Weak Pullups disabled.
- Bit 6: XBARE: Crossbar Enable.  
 0: Crossbar disabled.  
 1: Crossbar enabled.
- Bit 5: T1E: T1 Enable  
 0: T1 unavailable at Port pin.  
 1: T1 routed to Port pin.
- Bit 4: T0E: T0 Enable  
 0: T0 unavailable at Port pin.  
 1: T0 routed to Port pin.
- Bit 3: ECIE: PCA0 External Counter Input Enable  
 0: ECI unavailable at Port pin.  
 1: ECI routed to Port pin.
- Bits 2–0: PCA0ME: PCA Module I/O Enable Bits.  
 000: All PCA I/O unavailable at Port pins.  
 001: CEX0 routed to Port pin.  
 010: CEX0, CEX1 routed to Port pins.  
 011: CEX0, CEX1, CEX2 routed to Port pins.  
 100: CEX0, CEX1, CEX2, CEX3 routed to Port pins.  
 101: CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.  
 110: CEX0, CEX1, CEX2, CEX3, CEX4, CEX5 routed to Port pins.  
 111: Reserved.

## SFR Definition 17.4. P0MDIN: Port0 Input Mode

SFR Page: F  
SFR Address: 0xF1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–0: Analog Input Configuration Bits for P0.7-P0.0 (respectively).  
Port pins configured as analog inputs have their weak pullup, digital driver, and digital receiver disabled.  
0: Corresponding P0.n pin is configured as an analog input.  
1: Corresponding P0.n pin is not configured as an analog input.

## SFR Definition 17.5. P0MDOUT: Port0 Output Mode

SFR Page: F  
SFR Address: 0xA4

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–0: Output Configuration Bits for P0.7-P0.0 (respectively): ignored if corresponding bit in register P0MDIN is logic '0'.  
0: Corresponding P0.n Output is open-drain.  
1: Corresponding P0.n Output is push-pull.

**Note:** When SDA and SCL appear on any of the Port I/O, each are open-drain regardless of the value of P0MDOUT.

## SFR Definition 17.6. P0SKIP: Port0 Skip

SFR Page: F  
SFR Address: 0xD4

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–0: P0SKIP[7:0]: Port0 Crossbar Skip Enable Bits.

These bits select Port pins to be skipped by the Crossbar Decoder. Port pins used as analog inputs (for ADC or Comparator) or used as special functions ( $V_{REF}$  input, external oscillator circuit, CNVSTR input) should be skipped by the Crossbar.

0: Corresponding P0.n pin is not skipped by the Crossbar.

1: Corresponding P0.n pin is skipped by the Crossbar.

## SFR Definition 17.7. P0MAT: Port0 Match

SFR Page: 0  
SFR Address: 0xF3

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–0: P0MAT[7:0]: Port0 Match Value.

These bits control the value that unmasked P0 Port pins are compared against. A Port Match event is generated if  $(P0 \& P0MASK) \neq (P0MAT \& P0MASK)$ .

## SFR Definition 17.8. P0MASK: Port0 Mask

SFR Page: 0  
SFR Address: 0xF4

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

Bits 7–0: P0MASK[7:0]: Port0 Mask Value.

These bits select which Port pins will be compared to the value stored in P0MAT.

0: Corresponding P0.n pin is ignored and cannot cause a Port Match event.

1: Corresponding P0.n pin is compared to the corresponding bit in P0MAT.

### 18.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

**Table 18.1. SMBus Clock Source Selection**

SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

The SMBCS1–0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 18.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section “21. Timers” on page 245.

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

**Equation 18.1. Minimum SCL High and Low Times**

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 18.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 18.2.

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

**Equation 18.2. Typical SMBus Bit Rate**

## 20. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.






Figure 20.1. SPI Block Diagram



\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

**Figure 20.8. SPI Master Timing (CKPHA = 0)**



\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

**Figure 20.9. SPI Master Timing (CKPHA = 1)**

**Table 20.1. SPI Slave Timing Parameters**

Parameter	Description	Min	Max	Units
<b>Master Mode Timing*</b> (See Figure 20.8 and Figure 20.9)				
$T_{MCKH}$	SCK High Time	$1 \times T_{SYSCLK}$	—	ns
$T_{MCKL}$	SCK Low Time	$1 \times T_{SYSCLK}$	—	ns
$T_{MIS}$	MISO Valid to SCK Shift Edge	$1 \times T_{SYSCLK} + 20$	—	ns
$T_{MIH}$	SCK Shift Edge to MISO Change	0	—	ns
<b>Slave Mode Timing*</b> (See Figure 20.10 and Figure 20.11)				
$T_{SE}$	NSS Falling to First SCK Edge	$2 \times T_{SYSCLK}$	—	ns
$T_{SD}$	Last SCK Edge to NSS Rising	$2 \times T_{SYSCLK}$	—	ns
$T_{SEZ}$	NSS Falling to MISO Valid	—	$4 \times T_{SYSCLK}$	ns
$T_{SDZ}$	NSS Rising to MISO High-Z	—	$4 \times T_{SYSCLK}$	ns
$T_{CKH}$	SCK High Time	$5 \times T_{SYSCLK}$	—	ns
$T_{CKL}$	SCK Low Time	$5 \times T_{SYSCLK}$	—	ns
$T_{SIS}$	MOSI Valid to SCK Sample Edge	$2 \times T_{SYSCLK}$	—	ns
$T_{SIH}$	SCK Sample Edge to MOSI Change	$2 \times T_{SYSCLK}$	—	ns
$T_{SOH}$	SCK Shift Edge to MISO Change	—	$4 \times T_{SYSCLK}$	ns
$T_{SLH}$	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	$6 \times T_{SYSCLK}$	$8 \times T_{SYSCLK}$	ns
<b>*Note:</b> $T_{SYSCLK}$ is equal to one period of the device system clock (SYSCLK).				