

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f434kpmc-g-sne2
Supplier Device Package	32-LQFP (7x7)
Package / Case	32-LQFP
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Oscillator Type	External
Data Converters	A/D 17x8/10b
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
RAM Size	496 x 8
EEPROM Size	-
Program Memory Type	FLASH
Program Memory Size	20KB (20K x 8)
Number of I/O	29
Peripherals	LVD, POR, PWM, WDT
Connectivity	I <sup>2</sup> C, SIO, UART/USART
Speed	16MHz
Core Size	8-Bit
Core Processor	F <sup>2</sup> MC-8FX
Product Status	Obsolete
Details	

Part number											
	MB95F432H	MB95F433H	MB95F434H	MB95F432K	MB95F433K	MB95F434K					
Parameter											
	1 channel										
I <sup>2</sup> C		p function.	arbitration func			tection function					
16-bit PPG	<ul><li>PWM mode a</li><li>Ch. 0 can wo</li></ul>	rk with the mult	i-functional time	r or individually							
Output compare	<ul><li>1 channel of</li><li>2 channels of</li></ul>	16-bit free-runn 16-bit output c	ing timer with a ompare	compare buffer							
Voltage comparator	4 channels										
ОРАМР	select close I resistor value • It selects close	oop gain selec	tions for ground can also work a or ground currer	l current sensir as a standalone	g according to OPAMP.	ware (registers) different sense t sense resistor					
Watch prescaler	Eight different t	ime intervals ca	an be selected.								
Flash memory	<ul> <li>It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/erase-resume commands.</li> <li>It has a flag indicating the completion of the operation of Embedded Algorithm.</li> <li>Number of write/erase cycles: 100000</li> <li>Data retention time: 20 years</li> <li>Flash security feature for protecting the content of the Flash memory</li> </ul>										
Standby mode	Sleep mode, st	Sleep mode, stop mode, watch mode, time-base timer mode									
Package			_	2P-M30 2P-M06							






(Continued) Pin no.			I/O	
LQFP32*1	SH-DIP32*2	Pin name	circuit type*3	Function
		P74		General-purpose I/O port
21	25	CMP1_P	ı	Comparator ch. 1 positive input pin
		AN10	1	A/D converter analog input pin
		P75		General-purpose I/O port
22	26	CMP1_N	ı	Comparator ch. 1 negative input pin
		AN11		A/D converter analog input pin
		P76		General-purpose I/O port
23	27	CMP2_O	D	Comparator ch. 2 output pin
		UCK		UART/SIO clock I/O pin
		P63		General-purpose I/O port
24	28	CMP2_P	I	Comparator ch. 2 positive input pin
		AN12		A/D converter analog input pin
		P64		General-purpose I/O port
25	29	CMP2_N	I	Comparator ch. 2 negative input pin
		AN13		A/D converter analog input pin
		P65		General-purpose I/O port
26	30	CMP3_O	L	Comparator ch. 3 output pin
20	30	UO		UART/SIO data output pin
		SDA		I <sup>2</sup> C data I/O pin
		P66		General-purpose I/O port
27	31	CMP3_P	ı	Comparator ch. 3 positive input pin
		AN14		A/D converter analog input pin
		P67		General-purpose I/O port
28	32	CMP3_N	ı	Comparator ch. 3 negative input pin
		AN15		A/D converter analog input pin
		PF2		General-purpose I/O port
29	1	RST	Α	Reset pin Dedicated reset pin in MB95F432H/F433H/F434H
20	0	PF0	В	General-purpose I/O port
30	2	X0	В	Main clock I/O oscillation pin
01	0	PF1	Б	General-purpose I/O port
31	3	X1	В	Main clock I/O oscillation pin
32	4	Vss	_	Power supply pin (GND)

\*1: Package code: FPT-32P-M30 \*2: Package code: DIP-32P-M06

<sup>\*3:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".




# **■ I/O CIRCUIT TYPE**













#### ■ NOTES ON DEVICE HANDLING

# • Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARAC-TERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

# Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

# Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### **■ PIN CONNECTION**

# • Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

### Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{CC}$  pin and the  $V_{SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{CC}$  pin and the  $V_{SS}$  pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1  $\mu$ F as a bypass capacitor between the  $V_{CC}$  pin and the  $V_{SS}$  pin at a location close to this device.

#### • DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### • RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the  $\overline{RST}$  pin and the Vcc or Vss pin when designing the layout of the printed circuit board.

The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit in the SYSC1 register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC1 register.





# **■ CPU CORE**

• Memory Space

The memory space of the MB95430H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95430H Series are shown below.

Memory Maps

	MB95F432H/F432K		MB95F433H/F433K		MB95F434H/F434K
0000н 0080н 0090н 0100н 0180н	I/O Access prohibited RAM 240 bytes Register	0000н 0080н 0090н 0100н 0180н	I/O Access prohibited RAM 240 bytes Register	0000н 0080н 0090н 0100н 0200н	I/O Access prohibited RAM 496 bytes Register
0500	Access prohibited	0500	Access prohibited	0280 <sub>H</sub>	Access prohibited
0F80н 1000н	Extended I/O	0F80н - 1000н -	Extended I/O	0F80н 1000н	Extended I/O
	Access prohibited		Access prohibited		Access prohibited
В000н С000н	Flash 4 Kbvte	В000н - С000н -	Flash 4 Kbyte	В000н	
	Access prohibited	Е000н -	Access prohibited		Flash 20 Kbyte
F000н FFFFн	Flash 4 Kbyte	FFFFH	Flash 8 Kbyte	FFFF <sub>H</sub>	





Address	Register abbreviation	Register name	R/W	Initial value
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000в
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	00000000В
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	00000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	00000000В
0F89н	WRARH3	Wild register address setting register (upper) ch. 3	R/W	00000000В
0F8 <b>A</b> н	WRARL3	Wild register address setting register (lower) ch. 3	R/W	00000000В
0F8Bн	WRDR3	Wild register data setting register ch. 3	R/W	00000000В
0F8Сн to 0F91н	_	(Disabled)	_	_
0Г9Тн 0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	0000000
0Г92н 0Г93н	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000В
0Г93н 0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000в
0Г94н 0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000В
0F97н to 0FA9н	_	(Disabled)	-	_
0FAАн	PDCRH0	16-bit PPG down counter register (upper) ch. 0	R/W	00000000В
0ҒАВн	PDCRL0	16-bit PPG down counter register (lower) ch. 0	R/W	00000000В
0FACн	PCSRH0	16-bit PPG cycle setting buffer register (upper) ch. 0	R/W	11111111В
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (lower) ch. 0	R/W	111111111
0FAEн	PDUTH0	16-bit PPG duty setting buffer register (upper) ch. 0	R/W	11111111В
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (lower) ch. 0	R/W	11111111В
0FB0н to 0FBDн	_	(Disabled)	_	_
0FВЕн	PSSR0	UART/SIO prescaler select register ch. 0		00000000В
0FBFн	BRSR0	UART/SIO baud rate setting register ch. 0	R/W R/W	00000000В
0FC0н, 0FC1н	_	(Disabled)		_
0FC2н	AIDRH	A/D input disable register (upper)	R/W	00000000в
0FС3н	AIDRL	A/D input disable register (lower)	R/W	00000000в
0FC4н to 0FE3н	_	(Disabled)	-	_

Created with






# **■ INTERRUPT SOURCE TABLE**

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 0	IRQ00	FFFA⊦⊦	FFFB⊦	1.00 [1:0]	High
External interrupt ch. 4	InQuu	FFFAH	ГГГОН	L00 [1:0]	<b>A</b>
External interrupt ch. 1	IRQ01	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	1.01 [1:0]	
External interrupt ch. 5	INQUI	ГГГОН	ГГГЭН	L01 [1:0]	
External interrupt ch. 2	IRQ02	EEE6	FFF7	1.00 [1.0]	
External interrupt ch. 6	IKQ02	FFF6⊦	FFF7 <sub>H</sub>	L02 [1:0]	
External interrupt ch. 3	IDOO	FFF4		1.02 [1.0]	
External interrupt ch. 7	IRQ03	FFF4 <sub>H</sub>	FFF5⊦	L03 [1:0]	
UART/SIO	IRQ04	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
Output compare ch. 0 match	IRQ07	FFECH	FFED⊦	L07 [1:0]	
Output compare ch. 1 match	IRQ08	FFEAH	FFEB <sub>H</sub>	L08 [1:0]	
_	IRQ09	FFE8 <sub>H</sub>	FFE9н	L09 [1:0]	
Voltage comparator ch. 0	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]	
Voltage comparator ch. 1	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
Voltage comparator ch. 2	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
Voltage comparator ch. 3	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
16-bit free-running timer (compare match/zero-detect/overflow)	IRQ14	FFDE <sub>H</sub>	FFDFн	L14 [1:0]	
16-bit PPG	IRQ15	FFDСн	FFDD⊦	L15 [1:0]	
I <sup>2</sup> C	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
_	IRQ17	FFD8 <sub>H</sub>	FFD9⊦	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 <sub>H</sub>	L18 [1:0]	
Time-base timer	IRQ19	FFD4 <sub>H</sub>	FFD5⊦	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	
_	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low






- \*1: The parameter is based on Vss = 0.0 V.
- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P60 to P67, P70 to P76, PF0 and PF1
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit





WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.















# (5) Peripheral Input Timing

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, Ta =  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Va	lue	Unit
raiametei	Syllibol	Finitianie	Min	Max	Oilit
Peripheral input "H" pulse width	tılıн	INT00 to INT07, EC0, ADTG,	2 <b>t</b> mclk*	_	ns
Peripheral input "L" pulse width	tıнıL	TRG	2 <b>t</b> mclk*	_	ns

<sup>\*:</sup> See "(2) Source Clock/Machine Clock" for tmclk.








# (8) I2C Timing

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

					Value			
Parameter	Symbol	Pin name	Condition		dard- ode	Fast-	mode	Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	<b>t</b> hd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	tніgн	SCL		4.0	_	0.6	_	μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	tsu;sta	SCL, SDA	R = 1.7 kΩ,	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL, SDA	C = 50 pF*1	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow\to$ SCL $\uparrow$	<b>t</b> su;dat	SCL, SDA		0.25	_	0.1		μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	<b>t</b> su;sто	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	<b>t</b> BUF	SCL, SDA		4.7	_	1.3	_	μs

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

<sup>\*3:</sup> A Fast-mode  $I^2C$ -bus device can be used in a Standard-mode  $I^2C$ -bus system, provided that the condition of  $t_{SU;DAT} \ge 250 ns$  is fulfilled.







<sup>\*2:</sup> The maximum thd; DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

	Sym-	Pin		Value*²		Value*2				
Parameter	bol	name	Condition	Min	Max	Unit	Remarks			
SCL clock "L" width	tLOW	SCL		(2 + nm/2)tмсLк – 20	_	ns	Master mode			
SCL clock "H" width	<b>t</b> HIGH	SCL		(nm/2)tмськ — 20	(nm/2)t <sub>MCLK</sub> + 20	ns	Master mode			
START condition hold time	thd;sta	SCL, SDA		(-1 + nm/2)tмсLк - 20	(-1 + nm)tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.			
STOP condition setup time	<b>t</b> su;sто	SCL, SDA		(1 + nm/2)tмсLк — 20	(1 + nm/2)tmcLK + 20	ns	Master mode			
START condition setup time	tsu;sta	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode			
Bus free time between STOP condition and START condition	tBUF	SCL, SDA	$R = 1.7 kΩ$ , $C = 50 pF^{*1}$	(2 nm + 4)tмсLк — 20	I	ns				
Data hold time	thd;dat	SCL, SDA		3 tmclk - 20	_	ns	Master mode			
Data setup time	tsu;dat	SCL, SDA		(-2 + nm/2)tмсLк - 20	(-1 + nm/2)tмськ + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.			
Setup time between clearing inter- rupt and SCL rising	tsu;int	SCL		(nm/2)tмсLк — 20	(1 + nm/2)tmcLk + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to the interrupt at the 8th SCL↓.			





 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Sym-	Pin	Condition	Valu	ue*²	Unit	Remarks	
Parameter	bol	name	Condition	Min	Max	Oilit	Hemarks	
SCL clock "L" width	tLOW	SCL		4 tмськ — 20	_	ns	At reception	
SCL clock "H" width	tніgн	SCL		4 tmcLK - 20	_	ns	At reception	
START condition detection	thd;sta	SCL, SDA		2 tmcLK - 20	_	ns	Undetected when 1 tmclk is used at reception	
STOP condition detection	tsu;sто	SCL, SDA		2 tmcLK - 20	_	ns	Undetected when 1 tmclk is used at reception	
RESTART condition detection condition	tsu;sta	SCL, SDA		2 tmcLK - 20	_	ns	Undetected when 1 tmclk is used at reception	
Bus free time	<b>t</b> BUF	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	2 tмськ — 20		ns	At reception	
Data hold time	thd;dat	SCL, SDA		2 tmcLK - 20	_	ns	At slave transmission mode	
Data setup time	tsu;dat	SCL, SDA		tLow - 3 tMCLK - 20	_	ns	At slave transmission mode	
Data hold time	thd;dat	SCL, SDA		0		ns	At reception	
Data setup time	tsu;dat	SCL, SDA		tмськ — 20		ns	At reception	
SDA↓ → SCL↑ (at wakeup function)	twakeup	SCL, SDA		Oscillation stabilization wait time +2 tmclk – 20		ns		

<sup>\*1:</sup> R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I2C clock control register (ICCR0).
- n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I2C clock control register (ICCR0).
- The actual timing of I<sup>2</sup>C is determined by the values of m and n set by the machine clock (tmclk) and the CS4 to CS0 bits in the ICCR0 register.
- Standard-mode:

m and n can be set to values in the following range: 0.9 MHz < t<sub>MCLK</sub> (machine clock) < 16.25 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

(m, n) = (1, 8)(m, n) = (1, 22) (5, 4) (6, 4) (7, 4) (8, 4) : 0.9 MHz < t<sub>MCLK</sub> ≤ 1 MHz : 0.9 MHz < t<sub>MCLK</sub> ≤ 2 MHz

(m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4) (m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8)

: 0.9 MHz < tmclk ≤ 4 MHz

(m, n) = (1, 98), (5, 22), (6, 22), (7, 22) (m, n) = (8, 22) :  $0.9 \text{ MHz} < t_{\text{MCLK}} \le 10 \text{ MHz}$ :  $0.9 \text{ MHz} < t_{\text{MCLK}} \le 16.25 \text{ MHz}$ 

Fast-mode:

m and n can be set to values in the following range:  $3.3 \text{ MHz} < t_{\text{MCLK}}$  (machine clock) < 16.25 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

(m, n) = (1, 8) (m, n) = (1, 22), (5, 4) : 3.3 MHz < tmclk ≤ 4 MHz : 3.3 MHz < tmclk ≤ 8 MHz

(m, n) = (1, 22), (6, 4), (7, 4), (8, 4)

: 3.3 MHz < tmclk ≤ 10 MHz

(m, n) = (5, 8)

: 3.3 MHz < tMCLK ≤ 16.25 MHz





<sup>\*2: •</sup> See "(2) Source Clock/Machine Clock" for tmclk.

# 5. A/D Converter


# (1) A/D Converter Electrical Characteristics

 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Davamatav	Oursels at		Value		11	Damayla	
Parameter	Symbol	Min Typ Ma		Max	Unit	Remarks	
Resolution		_	_	10	bit		
Total error		-3	_	+3	LSB		
Linearity error	<u> </u>	-2.5	_	+2.5	LSB		
Differential linear error		-1.9	_	+1.9	LSB		
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	٧		
Full-scale transition voltage	V <sub>FST</sub>	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	٧		
Compare time		0.9	_	16500	μs	4.5 V ≤ Vcc ≤ 5.5 V	
Compare time		1.8	_	16500	μs	4.0 V ≤ Vcc < 4.5 V	
Sampling time		0.6	_	00	μs	$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}, \\ \text{with external} \\ \text{impedance} < 5.4 \text{ k}\Omega \end{array}$	
Sampling time	_	1.2	_	∞	μs	$\begin{array}{l} 4.0 \text{ V} \leq \text{V}_{\text{CC}} < 4.5 \text{ V}, \\ \text{with external} \\ \text{impedance} < 2.4 \text{ k}\Omega \end{array}$	
Analog input current	lain	-0.3	_	+0.3	μΑ		
Analog input voltage	Vain	Vss	_	Vcc	V		











# 6. Flash Memory Program/Erase Characteristics

Parameter		Value		Unit	Remarks
Parameter	Min	Тур	Max	Offic	nemarks
Sector erase time (2 Kbyte sector)	_	0.2*1	0.5*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.
Sector erase time (16 Kbyte sector)	_	0.5*1	7.5*2	s	The time of writing 00 <sub>H</sub> prior to erasure is excluded.
Byte writing time	_	21	6100*2	μs	System-level overhead is excluded.
Program/erase cycle	100000	_	_	cycle	
Power supply voltage at program/erase	3.0	_	5.5	٧	
Flash memory data retention time	20*3	_	_	year	Average T <sub>A</sub> = +85°C

<sup>\*1:</sup>  $T_A = +25$ °C,  $V_{CC} = 5.0 \text{ V}$ , 100000 cycles



<sup>\*2:</sup>  $T_A = +85^{\circ}C$ ,  $V_{CC} = 3.0 \text{ V}$ , 100000 cycles


<sup>\*3:</sup> This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).

# **■ MASK OPTIONS**

No.	Part Number	MB95F432H MB95F433H MB95F434H	MB95F432K MB95F433K MB95F434K
	Selectable/Fixed	Fixed	
1	Low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset
2	Reset	With dedicated reset input	Without dedicated reset input











# **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### **Europe**

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

## All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department