

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFQFN Exposed Pad
Supplier Device Package	36-VFQFPN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103t4u6a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

_	Flaa4	ممام امما		20
5			racteristics	
	5.1		ter conditions	
		5.1.1	Minimum and maximum values	
		5.1.2	Typical values	
		5.1.3	Typical curves	
		5.1.4	Loading capacitor	
		5.1.5	Pin input voltage	
		5.1.6	Power supply scheme	
		5.1.7	Current consumption measurement	32
	5.2	Absolute	e maximum ratings	32
	5.3	Operatir	ng conditions	33
		5.3.1	General operating conditions	33
		5.3.2	Operating conditions at power-up / power-down	34
		5.3.3	Embedded reset and power control block characteristics	34
		5.3.4	Embedded reference voltage	36
		5.3.5	Supply current characteristics	36
		5.3.6	External clock source characteristics	46
		5.3.7	Internal clock source characteristics	50
		5.3.8	PLL characteristics	52
		5.3.9	Memory characteristics	52
		5.3.10	EMC characteristics	53
		5.3.11	Absolute maximum ratings (electrical sensitivity)	55
		5.3.12	I/O current injection characteristics	56
		5.3.13	I/O port characteristics	57
		5.3.14	NRST pin characteristics	62
		5.3.15	TIM timer characteristics	63
		5.3.16	Communications interfaces	64
		5.3.17	CAN (controller area network) interface	69
		5.3.18	12-bit ADC characteristics	70
		5.3.19	Temperature sensor characteristics	74
6	Packa	ige info	rmation	75
	6.1	VFQFP	N36 Package	75
	6.2	UFQFPI	N48 package information	79
	6.3		package information	
	6.4		64 package information	
	0.4	IFDGA	package inicitiation	00



List of tables

Table 1.	Device summary	1
Table 2.	STM32F103xx low-density device features and peripheral counts	
Table 3.	STM32F103xx family	
Table 4.	Timer feature comparison	
Table 5.	Low-density STM32F103xx pin definitions	
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics	
Table 9.	General operating conditions	
Table 10.	Operating conditions at power-up / power-down	
Table 11.	Embedded reset and power control block characteristics	
Table 12.	Embedded internal reference voltage	
Table 13.	Maximum current consumption in Run mode, code with data processing running from Flash	
Table 14.	Maximum current consumption in Run mode, code with data processing	31
Table 14.	running from RAM	27
Table 15.	Maximum current consumption in Sleep mode, code running from Flash	31
Table 15.	or RAM	39
Table 16.	Typical and maximum current consumptions in Stop and Standby modes	40
Table 17.	Typical current consumption in Run mode, code with data processing	
	running from Flash	43
Table 18.	Typical current consumption in Sleep mode, code running from Flash or RAM	44
Table 19.	Peripheral current consumption	
Table 20.	High-speed external user clock characteristics	
Table 21.	Low-speed external user clock characteristics	
Table 22.	HSE 4-16 MHz oscillator characteristics	
Table 23.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 24.	HSI oscillator characteristics.	
Table 25.	LSI oscillator characteristics	
Table 26.	Low-power mode wakeup timings	
Table 27.	PLL characteristics	
Table 28.	Flash memory characteristics	
Table 29.	Flash memory endurance and data retention	
Table 30.	EMS characteristics	
Table 31.	EMI characteristics	54
Table 32.	ESD absolute maximum ratings	55
Table 33.	Electrical sensitivities	
Table 34.	I/O current injection susceptibility	56
Table 35.	I/O static characteristics	
Table 36.	Output voltage characteristics	60
Table 37.	I/O AC characteristics	
Table 38.	NRST pin characteristics	
Table 39.	TIMx characteristics	
Table 40.	I ² C characteristics	
Table 41.	SCL frequency (f _{PCLK1} = 36 MHz.,V _{DD I2C} = 3.3 V)	
Table 42.	SPI characteristics	
Table 43.	USB startup time	68



Figure 41.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	79
Figure 42.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	80
Figure 43.	UFQFPN48 marking example (package view	
Figure 44.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	
Figure 45.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
_	recommended footprint	83
Figure 46.	LQFP64 marking example (package view	
Figure 47.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball	
_	grid array package outline	85
Figure 48.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
_	grid array, recommended footprint	86
Figure 49.	TFBGA64 marking example (package view	
Figure 50.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 51.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
J	recommended footprint	90
Figure 52.	LQFP48 marking example (package view	
Figure 53.	LOFP64 Pp max vs. Ta	



8 MHz HSI RC HSI USB USBCLK 48 MHz ▶ to USB interface Prescaler /2 /1, 1.5 HCLK to AHB bus, core, memory and DMA 72 MHz max /8 ▶ to Cortex System timer SW **PLLSRC** PLĻMUL FCLK Cortex free running clock HSI AHB APB1 ..., x16 SYSCLK 36 MHz max PCLK1 Prescaler x2, x3, x4 72 MHz Prescaler PLLCLK to APB1 /1, 2..512 /1, 2, 4, 8, 16 Peripheral Clock peripherals max HSE Enable (13 bits) TIM2, TIM3 to TIM2, ŢIM3 If (APB1 prescaler =1) x1 TIMXCLK P CSS ᅥ else Peripheral Clock Enable (3 bits) **PLLXTPRE** APB2 72 MHz max PCLK2 to APB2 ► Prescaler OSC_OUT /1, 2, 4, 8, 16 4-16 MHz Peripheral Clock peripherals HSE OSC Enable (11 bits) OSC_IN /2 TIM1 timer to TIM1 If (APB2 prescaler =1) x1 TIM1CLK x2 Peripheral Clock else /128 Enable (1 bit) ADC OSC32_IN to RTC LSE OSC Prescaler LSE ADCCLK RTCCLK /2, 4, 6, 8 32.768 kHz OSC32_OUT RTCSEL[1:0] to Independent Watchdog (IWDG) LSI RC LSI 40 kHz **IWDGCLK** Legend: HSE = high-speed external clock signal HSI = high-speed internal clock signal /2 Main PLLCLK LSI = low-speed internal clock signal Clock Output LSE = low-speed external clock signal MCO HSI HSE SYSCLK ai15176

Figure 2. Clock tree

- When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.
- For the USB function to be available, both HSE and PLL must be enabled, with USBCLK running at 48 MHz.
- 3. To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz, 28 MHz or 56 MHz.

2.3 Overview

2.3.1 ARM[®] Cortex[™]-M3 core with embedded Flash and SRAM

The ARM[®] Cortex[™]-M3 processor is the latest generation of ARM[®] processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

16 or 32 Kbytes of embedded Flash is available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

Six or ten Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 external interrupt lines.

2.3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 72 MHz. The maximum allowed frequency of the low-speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

2.3.9 Power supply schemes

- V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used).
 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 11: Power supply scheme.

2.3.10 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains



Pinouts and pin description 3




Figure 3. STM32F103xx performance line LQFP64 pinout





Figure 5. STM32F103xx performance line LQFP48 pinout








Figure 7. STM32F103xx performance line VFQFPN36 pinout

Symbol Conditions Min Max Unit **Parameter** V_{DD} + Standard IO -0.3 0.3 $2 \text{ V} < \text{V}_{DD} \le 3.6 \text{ V}$ -0.35.5 V_{IN} I/O input voltage FT IO⁽³⁾ $V_{DD} = 2 V$ -0.35.2 BOOT0 0 5.5 TFBGA64 308 LQFP64 444 Power dissipation at T_A = 85 °C for suffix 6 or T_A = LQFP48 mW P_{D} 363 105 °C for suffix 7⁽⁴⁾ UFQFPN48 624 1000 VFQFPN36 Maximum power dissipation -4085 Ambient temperature for 6 suffix version Low power dissipation⁽⁵⁾ -40 105 TA Maximum power dissipation -40105 Ambient temperature for 7 °C suffix version Low power dissipation⁽⁵⁾ -40 125 6 suffix version -40105 TJ Junction temperature range 7 suffix version -40 125

Table 9. General operating conditions (continued)

5.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Table 10. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit	
t _{VDD}	V _{DD} rise time rate		0	¥	μs/V	
	V _{DD} fall time rate	-	20	¥		

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 11* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

^{1.} When the ADC is used, refer to Table 46: ADC characteristics.

^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} To sustain a voltage higher than V_{DD}+0.3 V, the internal pull-up/pull-down resistors must be disabled.

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_Jmax (see Table 6.6: Thermal characteristics on page 92).

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_Jmax (see Table 6.6: Thermal characteristics on page 92).

Table 13. Maximum current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conditions		Ma	Unit	
Symbol	raiailletei	Conditions	f _{HCLK}	T _A = 85 °C	T _A = 105 °C	Offic
			72 MHz	45	46	
			48 MHz	32	33	
		External clock ⁽²⁾ , all	36 MHz	26	27	
	Supply current in Run mode	peripherals enabled	24 MHz	18	19	- mA
			16 MHz	13	14	
			8 MHz	7	8	
I _{DD}			72 MHz	30	31	
			48 MHz	23	24	
		External clock ⁽²⁾ , all	36 MHz	19	20	
		peripherals disabled	24 MHz	13	14	
			16 MHz	10	11	
			8 MHz	6	7	

^{1.} Based on characterization, not tested in production.

Table 14. Maximum current consumption in Run mode, code with data processing running from RAM

Symbol	Doromotor	Conditions		Ma	l lmit		
Symbol	Parameter	Conditions	f _{HCLK}	T _A = 85 °C	T _A = 105 °C	Unit	
			72 MHz	41	42		
			48 MHz	27	28		
		External clock ⁽²⁾ , all	36 MHz	20	21		
			peripherals enabled	24 MHz	14	15	
	Supply			16 MHz	10	11	
			8 MHz	6	7	mA	
I _{DD}	current in Run mode		72 MHz	27	28	IIIA	
			48 MHz	19	20		
		External clock ⁽²⁾ , all	36 MHz	15	16		
		peripherals disabled	24 MHz	10	11		
			16 MHz	7	8		
			8 MHz	5	6		

^{1.} Based on characterization, tested in production at V_{DD} max, f_{HCLK} max.

^{2.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

^{2.} External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
		Read mode f _{HCLK} = 72 MHz with 2 wait states, V _{DD} = 3.3 V	-	-	20	mA
I _{DD}	Supply current	Write / Erase modes f _{HCLK} = 72 MHz, V _{DD} = 3.3 V	-	-	5	mA
		Power-down mode / Halt, V _{DD} = 3.0 to 3.6 V	-	-	50	μΑ
V _{prog}	Programming voltage	-	2	-	3.6	٧

Table 28. Flash memory characteristics (continued)

Table 29. Flash memory endurance and data retention

Symbol	Parameter	Conditions		Value		
	Parameter	Conditions	Min ⁽¹⁾	Тур	Max	Unit
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	-	-	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	-	-	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	-	-	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	-	-	

^{1.} Based on characterization, not tested in production.

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 30*. They are based on the EMS levels and classes defined in application note AN1709.



^{1.} Guaranteed by design, not tested in production.

^{2.} Cycling performed over the whole temperature range.

5.3.16 Communications interfaces

I²C interface characteristics

The STM32F103xx performance line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 40*. Refer also to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 40. I²C characteristics

Symbol	Parameter	Standard mode I ² C ⁽¹⁾⁽²⁾		Fast mode	Unit	
		Min	Max	Min	Max	
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	-	3450 ⁽³⁾	-	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	-	300	ns
t _{f(SDA)}	SDA and SCL fall time	-	300	-	300	
t _{h(STA)}	Start condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated Start condition setup time	4.7	-	0.6	-	μs
t _{su(STO)}	Stop condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7	-	1.3	-	μѕ
C _b	Capacitive load for each bus line	-	400	-	400	pF

^{1.} Guaranteed by design, not tested in production.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 9*.

Refer to Section 5.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 42. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	-	18	
1/t _{c(SCK)}	SPI Clock frequency	Slave mode	-	18	MHz
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF		8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)} ⁽¹⁾	NSS setup time	Slave mode	4t _{PCLK}	-	
t _{h(NSS)} ⁽¹⁾	NSS hold time	Slave mode	2t _{PCLK}	-	
t _{w(SCKL)} ⁽¹⁾ t _{w(SCKL)} ⁽¹⁾	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	50	60	
	Data input setup time	Master mode	5	-	
t _{su(MI)} (1) t _{su(SI)} (1)	Data input setup time	Slave mode	5	-	
t _{h(MI)} (1)	Data input hold time	Master mode	5	-	
t _{h(SI)} ⁽¹⁾	Data input noid time	Slave mode	4	-	ns
t _{a(SO)} (1)(2)	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3t _{PCLK}	
t _{dis(SO)} (1)(3)	Data output disable time	Slave mode	2	10	
t _{v(SO)} (1)	Data output valid time	Slave mode (after enable edge)	-	25	
t _{v(MO)} ⁽¹⁾	Data output valid time	Master mode (after enable edge)	-	5	
t _{h(SO)} ⁽¹⁾	Data output hold time	Slave mode (after enable edge)	15	-	
t _{h(MO)} ⁽¹⁾	Data output Hold tillle	Master mode (after enable edge)	2	-	

^{1.} Based on characterization, not tested in production.

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit			
Input levels								
V _{DD}	USB operating voltage ⁽²⁾	-	3.0 ⁽³⁾	3.6	V			
V _{DI} ⁽⁴⁾	Differential input sensitivity	I(USBDP, USBDM)	0.2	-				
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V			
V _{SE} ⁽⁴⁾	Single ended receiver threshold	-	1.3	2.0				
Output le	Output levels							
V _{OL}	Static output level low	R_L of 1.5 k Ω to 3.6 V ⁽⁵⁾	-	0.3	V			
V _{OH}	Static output level high	R_L of 15 $k\Omega$ to $V_{SS}^{(5)}$	2.8	3.6] '			

Table 44. USB DC electrical characteristics

- 1. All the voltages are measured from the local ground potential.
- 2. To be compliant with the USB 2.0 full-speed electrical specification, the USBDP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.
- The STM32F103xx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.
- 4. Guaranteed by design, not tested in production.
- 5. R_I is the load connected on the USB drivers

Crossover points

VCRS

VSS

tr

tr

ai14137

Figure 33. USB timings: definition of data signal rise and fall time

Table 45. USB: Full-speed electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit	
Driver characteristics						
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns	
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns	
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%	
V _{CRS}	Output signal crossover voltage	-	1.3	2.0	V	

- 1. Guaranteed by design, not tested in production.
- Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

5.3.17 CAN (controller area network) interface

Refer to Section 5.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).






Figure 37. Power supply and reference decoupling(V_{REF+} connected to V_{DDA})

1. The $V_{\mbox{\scriptsize REF+}}$ input is available only on the TFBGA64 package.

5.3.19 Temperature sensor characteristics

Table 50. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} (2)	Startup time	4	-	10	μs
T _{S_temp} (3)(2)	ADC sampling time when reading the temperature	-	-	17.1	μs

- 1. Based on characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.

74/99

3. Shortest sampling time can be determined in the application by multiple iterations.


DocID15060 Rev 7

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

6.1 VFQFPN36 Package

Figure 38. VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline



1. Drawing is not to scale.

Device Marking for TFBGA64

The following figure gives an example of topside marking orientation versus ball 1 identifier location.




Figure 49. TFBGA64 marking example (package view

^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Table 56. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.500	-	-	0.2165	-	
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

6.6 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 9: General operating conditions on page 33.*

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_{\mathsf{I/O}} \; \mathsf{max} = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
$\Theta_{ m JA}$	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	65	
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	°C/W
	Thermal resistance junction-ambient UFQFPN 48 -7 × 7 mm / 0.5 mm pitch	32	
	Thermal resistance junction-ambient VFQFPN 36 - 6 × 6 mm / 0.5 mm pitch	18	

Table 57. Package thermal characteristics

6.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

577