




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                                 |
| Number of Logic Elements/Cells | 1536                                                                                                                                                              |
| Total RAM Bits                 | 18432                                                                                                                                                             |
| Number of I/O                  | 71                                                                                                                                                                |
| Number of Gates                | 60000                                                                                                                                                             |
| Voltage - Supply               | 1.14V ~ 1.575V                                                                                                                                                    |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Package / Case                 | 100-TQFP                                                                                                                                                          |
| Supplier Device Package        | 100-VQFP (14x14)                                                                                                                                                  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/agl060v2-vq100i">https://www.e-xfl.com/product-detail/microchip-technology/agl060v2-vq100i</a> |




Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

## Thermal Characteristics

### Introduction

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ 1 can be used to calculate junction temperature.

$$T_J = \text{Junction Temperature} = \Delta T + T_A$$

EQ 1

where:

$T_A$  = Ambient Temperature

$\Delta T$  = Temperature gradient between junction (silicon) and ambient  $\Delta T = \theta_{ja} * P$

$\theta_{ja}$  = Junction-to-ambient of the package.  $\theta_{ja}$  numbers are located in Table 2-5 on page 2-6.

$P$  = Power dissipation

**Table 2-20 • Different Components Contributing to the Static Power Consumption in IGLOO Devices**  
**For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage**

| Parameter | Definition                                       | Device-Specific Static Power (mW)                            |        |        |        |        |        |        |        |
|-----------|--------------------------------------------------|--------------------------------------------------------------|--------|--------|--------|--------|--------|--------|--------|
|           |                                                  | AGL1000                                                      | AGL600 | AGL400 | AGL250 | AGL125 | AGL060 | AGL030 | AGL015 |
| PDC1      | Array static power in Active mode                | See Table 2-12 on page 2-9.                                  |        |        |        |        |        |        |        |
| PDC2      | Array static power in Static (Idle) mode         | See Table 2-11 on page 2-8.                                  |        |        |        |        |        |        |        |
| PDC3      | Array static power in Flash*Freeze mode          | See Table 2-9 on page 2-7.                                   |        |        |        |        |        |        |        |
| PDC4      | Static PLL contribution                          | 1.84                                                         |        |        |        |        |        |        |        |
| PDC5      | Bank quiescent power ( $V_{CC1}$ -dependent)     | See Table 2-12 on page 2-9.                                  |        |        |        |        |        |        |        |
| PDC6      | I/O input pin static power (standard-dependent)  | See Table 2-13 on page 2-10 through Table 2-15 on page 2-11. |        |        |        |        |        |        |        |
| PDC7      | I/O output pin static power (standard-dependent) | See Table 2-16 on page 2-11 through Table 2-18 on page 2-12. |        |        |        |        |        |        |        |

Note: \*For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

**Table 2-21 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices  
For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage**

| Parameter | Definition                                                     | Device Specific Dynamic Power<br>( $\mu\text{W}/\text{MHz}$ ) |        |        |        |        |        |        |        |
|-----------|----------------------------------------------------------------|---------------------------------------------------------------|--------|--------|--------|--------|--------|--------|--------|
|           |                                                                | AGL1000                                                       | AGL600 | AGL400 | AGL250 | AGL125 | AGL060 | AGL030 | AGL015 |
| PAC1      | Clock contribution of a Global Rib                             | 4.978                                                         | 3.982  | 3.892  | 2.854  | 2.845  | 1.751  | 0.000  | 0.000  |
| PAC2      | Clock contribution of a Global Spine                           | 2.773                                                         | 2.248  | 1.765  | 1.740  | 1.122  | 1.261  | 2.229  | 2.229  |
| PAC3      | Clock contribution of a VersaTile row                          | 0.883                                                         | 0.924  | 0.881  | 0.949  | 0.939  | 0.962  | 0.942  | 0.942  |
| PAC4      | Clock contribution of a VersaTile used as a sequential module  | 0.096                                                         | 0.095  | 0.096  | 0.095  | 0.095  | 0.096  | 0.094  | 0.094  |
| PAC5      | First contribution of a VersaTile used as a sequential module  | 0.045                                                         |        |        |        |        |        |        |        |
| PAC6      | Second contribution of a VersaTile used as a sequential module | 0.186                                                         |        |        |        |        |        |        |        |
| PAC7      | Contribution of a VersaTile used as a combinatorial module     | 0.158                                                         | 0.149  | 0.158  | 0.157  | 0.160  | 0.170  | 0.160  | 0.155  |
| PAC8      | Average contribution of a routing net                          | 0.756                                                         | 0.729  | 0.753  | 0.817  | 0.678  | 0.692  | 0.738  | 0.721  |
| PAC9      | Contribution of an I/O input pin (standard-dependent)          | See Table 2-13 on page 2-10 through Table 2-15 on page 2-11.  |        |        |        |        |        |        |        |
| PAC10     | Contribution of an I/O output pin (standard-dependent)         | See Table 2-16 on page 2-11 through Table 2-18 on page 2-12.  |        |        |        |        |        |        |        |
| PAC11     | Average contribution of a RAM block during a read operation    | 25.00                                                         |        |        |        |        |        |        |        |
| PAC12     | Average contribution of a RAM block during a write operation   | 30.00                                                         |        |        |        |        |        |        |        |
| PAC13     | Dynamic PLL contribution                                       | 2.10                                                          |        |        |        |        |        |        |        |

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

**Table 2-22 • Different Components Contributing to the Static Power Consumption in IGLOO Device  
For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage**

| Parameter | Definition                                       | Device Specific Static Power (mW)                            |        |        |        |        |        |        |        |
|-----------|--------------------------------------------------|--------------------------------------------------------------|--------|--------|--------|--------|--------|--------|--------|
|           |                                                  | AGL1000                                                      | AGL600 | AGL400 | AGL250 | AGL125 | AGL060 | AGL030 | AGL015 |
| PDC1      | Array static power in Active mode                | See Table 2-12 on page 2-9.                                  |        |        |        |        |        |        |        |
| PDC2      | Array static power in Static (Idle) mode         | See Table 2-11 on page 2-8.                                  |        |        |        |        |        |        |        |
| PDC3      | Array static power in Flash*Freeze mode          | See Table 2-9 on page 2-7.                                   |        |        |        |        |        |        |        |
| PDC4      | Static PLL contribution                          | 0.90                                                         |        |        |        |        |        |        |        |
| PDC5      | Bank quiescent power (VCCI-Dependent)            | See Table 2-12 on page 2-9.                                  |        |        |        |        |        |        |        |
| PDC6      | I/O input pin static power (standard-dependent)  | See Table 2-13 on page 2-10 through Table 2-15 on page 2-11. |        |        |        |        |        |        |        |
| PDC7      | I/O output pin static power (standard-dependent) | See Table 2-16 on page 2-11 through Table 2-18 on page 2-12. |        |        |        |        |        |        |        |

*Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.*

## Overview of I/O Performance

### Summary of I/O DC Input and Output Levels – Default I/O Software Settings

**Table 2-25 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings**  
Applicable to Advanced I/O Banks

| I/O Standard                           | Drive Strength           | Equivalent Software Default Drive Strength Option <sup>2</sup> | Slew Rate | VIL   |             | VIH         |       | VOL         | VOH         | IOL <sup>1</sup> | IOH <sup>1</sup> |
|----------------------------------------|--------------------------|----------------------------------------------------------------|-----------|-------|-------------|-------------|-------|-------------|-------------|------------------|------------------|
|                                        |                          |                                                                |           | Min.V | Max. V      | Min. V      | Max.V | Max. V      | Min. V      | mA               | mA               |
| 3.3 V LVTTTL / 3.3 V LVCMOS            | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.8         | 2           | 3.6   | 0.4         | 2.4         | 12               | 12               |
| 3.3 V LVCMOS Wide Range <sup>3</sup>   | 100 $\mu$ A              | 12 mA                                                          | High      | −0.3  | 0.8         | 2           | 3.6   | 0.2         | VCCI − 0.2  | 0.1              | 0.1              |
| 2.5 V LVCMOS                           | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.7         | 1.7         | 2.7   | 0.7         | 1.7         | 12               | 12               |
| 1.8 V LVCMOS                           | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45        | VCCI − 0.45 | 12               | 12               |
| 1.5 V LVCMOS                           | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 12               | 12               |
| 1.2 V LVCMOS <sup>4</sup>              | 2 mA                     | 2 mA                                                           | High      | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.26  | 0.25 * VCCI | 0.75 * VCCI | 2                | 2                |
| 1.2 V LVCMOS Wide Range <sup>4,5</sup> | 100 $\mu$ A              | 2 mA                                                           | High      | −0.3  | 0.3 * VCCI  | 0.7 * VCCI  | 1.575 | 0.1         | VCCI − 0.1  | 0.1              | 0.1              |
| 3.3 V PCI                              | Per PCI specifications   |                                                                |           |       |             |             |       |             |             |                  |                  |
| 3.3 V PCI-X                            | Per PCI-X specifications |                                                                |           |       |             |             |       |             |             |                  |                  |

Notes:

1. Currents are measured at 85°C junction temperature.
2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
4. Applicable to V2 Devices operating at VCCI  $\geq$  VCC.
5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.

**Table 2-32 • Summary of I/O Timing Characteristics—Software Default Settings, Std. Speed Grade, Commercial-Case**  
**Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI}$  (per standard)**  
**Applicable to Standard Plus I/O Banks**

| I/O Standard                         | Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> (mA) | Slew Rate | Capacitive Load (pF) | External Resistor ( $\Omega$ ) | $t_{\text{DOUT}}$ (ns) | $t_{\text{DP}}$ (ns) | $t_{\text{DIN}}$ (ns) | $t_{\text{PY}}$ (ns) | $t_{\text{EOUT}}$ (ns) | $t_{\text{ZL}}$ (ns) | $t_{\text{ZH}}$ (ns) | $t_{\text{LZ}}$ (ns) | $t_{\text{HZ}}$ (ns) | $t_{\text{ZLS}}$ (ns) | $t_{\text{ZHS}}$ (ns) | Units |
|--------------------------------------|-------------------|---------------------------------------------------------------------|-----------|----------------------|--------------------------------|------------------------|----------------------|-----------------------|----------------------|------------------------|----------------------|----------------------|----------------------|----------------------|-----------------------|-----------------------|-------|
| 3.3 V LVTTTL / 3.3 V LVCMOS          | 12 mA             | 12                                                                  | High      | 5                    | —                              | 0.97                   | 1.75                 | 0.18                  | 0.85                 | 0.66                   | 1.79                 | 1.40                 | 2.36                 | 2.79                 | 5.38                  | 4.99                  | ns    |
| 3.3 V LVCMOS Wide Range <sup>2</sup> | 100 $\mu\text{A}$ | 12                                                                  | High      | 5                    | —                              | 0.97                   | 2.45                 | 0.18                  | 1.20                 | 0.66                   | 2.47                 | 1.92                 | 3.33                 | 3.90                 | 6.06                  | 5.51                  | ns    |
| 2.5 V LVCMOS                         | 12 mA             | 12                                                                  | High      | 5                    | —                              | 0.97                   | 1.75                 | 0.18                  | 1.08                 | 0.66                   | 1.79                 | 1.52                 | 2.38                 | 2.70                 | 5.39                  | 5.11                  | ns    |
| 1.8 V LVCMOS                         | 8 mA              | 8                                                                   | High      | 5                    | —                              | 0.97                   | 1.97                 | 0.18                  | 1.01                 | 0.66                   | 2.02                 | 1.76                 | 2.46                 | 2.66                 | 5.61                  | 5.36                  | ns    |
| 1.5 V LVCMOS                         | 4 mA              | 4                                                                   | High      | 5                    | —                              | 0.97                   | 2.25                 | 0.18                  | 1.18                 | 0.66                   | 2.30                 | 2.00                 | 2.53                 | 2.68                 | 5.89                  | 5.59                  | ns    |
| 3.3 V PCI                            | Per PCI spec      | —                                                                   | High      | 10                   | 25 <sup>2</sup>                | 0.97                   | 1.97                 | 0.18                  | 0.73                 | 0.66                   | 2.01                 | 1.50                 | 2.36                 | 2.79                 | 5.61                  | 5.10                  | ns    |
| 3.3 V PCI-X                          | Per PCI-X spec    | —                                                                   | High      | 10                   | 25 <sup>2</sup>                | 0.97                   | 1.97                 | 0.19                  | 0.70                 | 0.66                   | 2.01                 | 1.50                 | 2.36                 | 2.79                 | 5.61                  | 5.10                  | ns    |

**Notes:**

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
3. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-12 on page 2-79 for connectivity. This resistor is not required during normal operation.
4. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-39 • I/O Output Buffer Maximum Resistances<sup>1</sup>**  
**Applicable to Standard Plus I/O Banks**

| Standard                             | Drive Strength              | $R_{PULL-DOWN}$<br>( $\Omega$ ) <sup>2</sup> | $R_{PULL-UP}$<br>( $\Omega$ ) <sup>3</sup> |
|--------------------------------------|-----------------------------|----------------------------------------------|--------------------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS          | 2 mA                        | 100                                          | 300                                        |
|                                      | 4 mA                        | 100                                          | 300                                        |
|                                      | 6 mA                        | 50                                           | 150                                        |
|                                      | 8 mA                        | 50                                           | 150                                        |
|                                      | 12 mA                       | 25                                           | 75                                         |
|                                      | 16 mA                       | 25                                           | 75                                         |
| 3.3 V LVCMOS Wide Range              | 100 $\mu$ A                 | Same as regular 3.3 V LVCMOS                 | Same as regular 3.3 V LVCMOS               |
| 2.5 V LVCMOS                         | 2 mA                        | 100                                          | 200                                        |
|                                      | 4 mA                        | 100                                          | 200                                        |
|                                      | 6 mA                        | 50                                           | 100                                        |
|                                      | 8 mA                        | 50                                           | 100                                        |
|                                      | 12 mA                       | 25                                           | 50                                         |
| 1.8 V LVCMOS                         | 2 mA                        | 200                                          | 225                                        |
|                                      | 4 mA                        | 100                                          | 112                                        |
|                                      | 6 mA                        | 50                                           | 56                                         |
|                                      | 8 mA                        | 50                                           | 56                                         |
| 1.5 V LVCMOS                         | 2 mA                        | 200                                          | 224                                        |
|                                      | 4 mA                        | 100                                          | 112                                        |
| 1.2 V LVCMOS <sup>4</sup>            | 2 mA                        | 158                                          | 164                                        |
| 1.2 V LVCMOS Wide Range <sup>4</sup> | 100 $\mu$ A                 | Same as regular 1.2 V LVCMOS                 | Same as regular 1.2 V LVCMOS               |
| 3.3 V PCI/PCI-X                      | Per PCI/PCI-X specification | 25                                           | 75                                         |

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at <http://www.microsemi.com/soc/download/ibis/default.aspx>.
2.  $R_{(PULL-DOWN-MAX)} = (VOL_{spec}) / I_{OL_{spec}}$
3.  $R_{(PULL-UP-MAX)} = (VCCI_{max} - VOH_{spec}) / I_{OH_{spec}}$
4. Applicable to IGLOO V2 Devices operating at  $VCCI \geq VCC$

**Table 2-43 • I/O Short Currents IOSH/IOSL**  
**Applicable to Standard Plus I/O Banks**

|                             | Drive Strength              | IOSL (mA)*                   | IOSH (mA)*                   |
|-----------------------------|-----------------------------|------------------------------|------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 2 mA                        | 25                           | 27                           |
|                             | 4 mA                        | 25                           | 27                           |
|                             | 6 mA                        | 51                           | 54                           |
|                             | 8 mA                        | 51                           | 54                           |
|                             | 12 mA                       | 103                          | 109                          |
|                             | 16 mA                       | 103                          | 109                          |
| 3.3 V LVCMOS Wide Range     | 100 $\mu$ A                 | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS                | 2 mA                        | 16                           | 18                           |
|                             | 4 mA                        | 16                           | 18                           |
|                             | 6 mA                        | 32                           | 37                           |
|                             | 8 mA                        | 32                           | 37                           |
|                             | 12 mA                       | 65                           | 74                           |
| 1.8 V LVCMOS                | 2 mA                        | 9                            | 11                           |
|                             | 4 mA                        | 17                           | 22                           |
|                             | 6 mA                        | 35                           | 44                           |
|                             | 8 mA                        | 35                           | 44                           |
| 1.5 V LVCMOS                | 2 mA                        | 13                           | 16                           |
|                             | 4 mA                        | 25                           | 33                           |
| 1.2 V LVCMOS                | 2 mA                        | 20                           | 26                           |
| 1.2 V LVCMOS Wide Range     | 100 $\mu$ A                 | 20                           | 26                           |
| 3.3 V PCI/PCI-X             | Per PCI/PCI-X specification | 103                          | 109                          |

Note: \* $T_J = 100^{\circ}\text{C}$

**Applies to 1.2 V DC Core Voltage**

**Table 2-57 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 5.12     | 0.26      | 0.98     | 1.10       | 5.20     | 4.46     | 2.81     | 3.02     | 10.99     | 10.25     | ns    |
| 4 mA           | Std.        | 1.55       | 5.12     | 0.26      | 0.98     | 1.10       | 5.20     | 4.46     | 2.81     | 3.02     | 10.99     | 10.25     | ns    |
| 6 mA           | Std.        | 1.55       | 4.38     | 0.26      | 0.98     | 1.10       | 4.45     | 3.93     | 3.07     | 3.48     | 10.23     | 9.72      | ns    |
| 8 mA           | Std.        | 1.55       | 4.38     | 0.26      | 0.98     | 1.10       | 4.45     | 3.93     | 3.07     | 3.48     | 10.23     | 9.72      | ns    |
| 12 mA          | Std.        | 1.55       | 3.85     | 0.26      | 0.98     | 1.10       | 3.91     | 3.53     | 3.24     | 3.77     | 9.69      | 9.32      | ns    |
| 16 mA          | Std.        | 1.55       | 3.69     | 0.26      | 0.98     | 1.10       | 3.75     | 3.44     | 3.28     | 3.84     | 9.54      | 9.23      | ns    |
| 24 mA          | Std.        | 1.55       | 3.61     | 0.26      | 0.98     | 1.10       | 3.67     | 3.46     | 3.33     | 4.13     | 9.45      | 9.24      | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-58 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 3.33     | 0.26      | 0.98     | 1.10       | 3.38     | 2.75     | 2.82     | 3.18     | 9.17      | 8.54      | ns    |
| 4 mA           | Std.        | 1.55       | 3.33     | 0.26      | 0.98     | 1.10       | 3.38     | 2.75     | 2.82     | 3.18     | 9.17      | 8.54      | ns    |
| 6 mA           | Std.        | 1.55       | 2.91     | 0.26      | 0.98     | 1.10       | 2.95     | 2.37     | 3.07     | 3.64     | 8.73      | 8.15      | ns    |
| 8 mA           | Std.        | 1.55       | 2.91     | 0.26      | 0.98     | 1.10       | 2.95     | 2.37     | 3.07     | 3.64     | 8.73      | 8.15      | ns    |
| 12 mA          | Std.        | 1.55       | 2.67     | 0.26      | 0.98     | 1.10       | 2.71     | 2.18     | 3.25     | 3.93     | 8.50      | 7.97      | ns    |
| 16 mA          | Std.        | 1.55       | 2.63     | 0.26      | 0.98     | 1.10       | 2.67     | 2.14     | 3.28     | 4.01     | 8.45      | 7.93      | ns    |
| 24 mA          | Std.        | 1.55       | 2.65     | 0.26      | 0.98     | 1.10       | 2.69     | 2.10     | 3.33     | 4.31     | 8.47      | 7.89      | ns    |

Notes:


1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-59 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 4.56     | 0.26      | 0.97     | 1.10       | 4.63     | 3.98     | 2.54     | 2.83     | 10.42     | 9.76      | ns    |
| 4 mA           | Std.        | 1.55       | 4.56     | 0.26      | 0.97     | 1.10       | 4.63     | 3.98     | 2.54     | 2.83     | 10.42     | 9.76      | ns    |
| 6 mA           | Std.        | 1.55       | 3.84     | 0.26      | 0.97     | 1.10       | 3.90     | 3.50     | 2.77     | 3.24     | 9.69      | 9.29      | ns    |
| 8 mA           | Std.        | 1.55       | 3.84     | 0.26      | 0.97     | 1.10       | 3.90     | 3.50     | 2.77     | 3.24     | 9.69      | 9.29      | ns    |
| 12 mA          | Std.        | 1.55       | 3.35     | 0.26      | 0.97     | 1.10       | 3.40     | 3.13     | 2.93     | 3.51     | 9.19      | 8.91      | ns    |
| 16 mA          | Std.        | 1.55       | 3.35     | 0.26      | 0.97     | 1.10       | 3.40     | 3.13     | 2.93     | 3.51     | 9.19      | 8.91      | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

## Input Register



**Figure 2-18 • Input Register Timing Diagram**

### Timing Characteristics

#### 1.5 V DC Core Voltage

**Table 2-157 • Input Data Register Propagation Delays**

Commercial-Case Conditions:  $T_j = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter     | Description                                                         | Std. | Units |
|---------------|---------------------------------------------------------------------|------|-------|
| $t_{ICLKQ}$   | Clock-to-Q of the Input Data Register                               | 0.42 | ns    |
| $t_{ISUD}$    | Data Setup Time for the Input Data Register                         | 0.47 | ns    |
| $t_{IHD}$     | Data Hold Time for the Input Data Register                          | 0.00 | ns    |
| $t_{ISUE}$    | Enable Setup Time for the Input Data Register                       | 0.67 | ns    |
| $t_{IHE}$     | Enable Hold Time for the Input Data Register                        | 0.00 | ns    |
| $t_{ICLR2Q}$  | Asynchronous Clear-to-Q of the Input Data Register                  | 0.79 | ns    |
| $t_{IPRE2Q}$  | Asynchronous Preset-to-Q of the Input Data Register                 | 0.79 | ns    |
| $t_{IREMCLR}$ | Asynchronous Clear Removal Time for the Input Data Register         | 0.00 | ns    |
| $t_{IRECCLR}$ | Asynchronous Clear Recovery Time for the Input Data Register        | 0.24 | ns    |
| $t_{IREMPRE}$ | Asynchronous Preset Removal Time for the Input Data Register        | 0.00 | ns    |
| $t_{IRECPRE}$ | Asynchronous Preset Recovery Time for the Input Data Register       | 0.24 | ns    |
| $t_{IWCLR}$   | Asynchronous Clear Minimum Pulse Width for the Input Data Register  | 0.19 | ns    |
| $t_{IWPRE}$   | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.19 | ns    |
| $t_{ICKMPWH}$ | Clock Minimum Pulse Width High for the Input Data Register          | 0.31 | ns    |
| $t_{ICKMPWL}$ | Clock Minimum Pulse Width Low for the Input Data Register           | 0.28 | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

## Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard-dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-115. Table 2-173 to Table 2-188 on page 2-114 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

### Timing Characteristics

#### 1.5 V DC Core Voltage

**Table 2-173 • AGL015 Global Resource**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.425\text{ V}$

| Parameter     | Description                               | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 1.21              | 1.42              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 1.23              | 1.49              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.18              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.27              | ns    |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-174 • AGL030 Global Resource**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.425\text{ V}$

| Parameter     | Description                               | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 1.21              | 1.42              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 1.23              | 1.49              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.18              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.27              | ns    |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

# Embedded SRAM and FIFO Characteristics

## SRAM





Figure 2-31 • RAM Models

## CS281



*Note: This is the bottom view of the package.*

### **Note**

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

| CS281      |                 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| A1         | GND             |
| A2         | GAB0/IO02RSB0   |
| A3         | GAC1/IO05RSB0   |
| A4         | IO07RSB0        |
| A5         | IO10RSB0        |
| A6         | IO14RSB0        |
| A7         | IO18RSB0        |
| A8         | IO21RSB0        |
| A9         | IO22RSB0        |
| A10        | VCCIB0          |
| A11        | IO33RSB0        |
| A12        | IO40RSB0        |
| A13        | IO37RSB0        |
| A14        | IO48RSB0        |
| A15        | IO51RSB0        |
| A16        | IO53RSB0        |
| A17        | GBC1/IO55RSB0   |
| A18        | GBA0/IO58RSB0   |
| A19        | GND             |
| B1         | GAA2/IO174PPB3  |
| B2         | VCCIB0          |
| B3         | GAB1/IO03RSB0   |
| B4         | GAC0/IO04RSB0   |
| B5         | IO06RSB0        |
| B6         | GND             |
| B7         | IO15RSB0        |
| B8         | IO20RSB0        |
| B9         | IO23RSB0        |
| B10        | IO24RSB0        |
| B11        | IO36RSB0        |
| B12        | IO35RSB0        |
| B13        | IO44RSB0        |
| B14        | GND             |
| B15        | IO52RSB0        |
| B16        | GBC0/IO54RSB0   |
| B17        | GBA1/IO59RSB0   |

| CS281      |                 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| B18        | VCCIB1          |
| B19        | IO61NDB1        |
| C1         | GAB2/IO173PPB3  |
| C2         | IO174NPB3       |
| C6         | IO12RSB0        |
| C14        | IO50RSB0        |
| C18        | IO60NPB1        |
| C19        | GBB2/IO61PDB1   |
| D1         | IO170PPB3       |
| D2         | IO172NPB3       |
| D4         | GAA0/IO00RSB0   |
| D5         | GAA1/IO01RSB0   |
| D6         | IO09RSB0        |
| D7         | IO16RSB0        |
| D8         | IO19RSB0        |
| D9         | IO26RSB0        |
| D10        | GND             |
| D11        | IO34RSB0        |
| D12        | IO45RSB0        |
| D13        | IO49RSB0        |
| D14        | IO47RSB0        |
| D15        | GBB0/IO56RSB0   |
| D16        | GBA2/IO60PPB1   |
| D18        | GBC2/IO62PPB1   |
| D19        | IO66NPB1        |
| E1         | IO169NPB3       |
| E2         | IO171PPB3       |
| E4         | IO171NPB3       |
| E5         | IO08RSB0        |
| E6         | IO11RSB0        |
| E7         | IO13RSB0        |
| E8         | IO17RSB0        |
| E9         | IO25RSB0        |
| E10        | IO30RSB0        |
| E11        | IO41RSB0        |
| E12        | IO42RSB0        |

| CS281      |                 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| E13        | IO46RSB0        |
| E14        | GBB1/IO57RSB0   |
| E15        | IO62NPB1        |
| E16        | IO63PPB1        |
| E18        | IO64PPB1        |
| E19        | IO65NPB1        |
| F1         | IO168NPB3       |
| F2         | GND             |
| F3         | IO169PPB3       |
| F4         | IO170NPB3       |
| F5         | IO173NPB3       |
| F15        | IO63NPB1        |
| F16        | IO65PPB1        |
| F17        | IO64NPB1        |
| F18        | GND             |
| F19        | IO68PPB1        |
| G1         | IO167NPB3       |
| G2         | IO165NDB3       |
| G4         | IO168PPB3       |
| G5         | IO167PPB3       |
| G7         | GAC2/IO172PPB3  |
| G8         | VCCIB0          |
| G9         | IO28RSB0        |
| G10        | IO32RSB0        |
| G11        | IO43RSB0        |
| G12        | VCCIB0          |
| G13        | IO66PPB1        |
| G15        | IO67NDB1        |
| G16        | IO67PDB1        |
| G18        | GCC0/IO69NPB1   |
| G19        | GCB1/IO70PPB1   |
| H1         | GFB0/IO163NPB3  |
| H2         | IO165PDB3       |
| H4         | GFC1/IO164PPB3  |
| H5         | GFB1/IO163PPB3  |
| H7         | VCCIB3          |

| CS281      |                 | CS281      |                   |
|------------|-----------------|------------|-------------------|
| Pin Number | AGL600 Function | Pin Number | AGL600 Function   |
| R15        | IO94RSB2        | V10        | IO112RSB2         |
| R16        | GDA1/IO88PPB1   | V11        | IO110RSB2         |
| R18        | GDB0/IO87NPB1   | V12        | IO108RSB2         |
| R19        | GDC0/IO86NPB1   | V13        | IO102RSB2         |
| T1         | IO148PPB3       | V14        | GND               |
| T2         | GEC0/IO146NPB3  | V15        | IO93RSB2          |
| T4         | GEB0/IO145NPB3  | V16        | GDA2/IO89RSB2     |
| T5         | IO132RSB2       | V17        | TDI               |
| T6         | IO136RSB2       | V18        | VCCIB2            |
| T7         | IO130RSB2       | V19        | TDO               |
| T8         | IO126RSB2       | W1         | GND               |
| T9         | IO120RSB2       | W2         | FF/GEB2/IO142RSB2 |
| T10        | GND             | W3         | IO139RSB2         |
| T11        | IO113RSB2       | W4         | IO137RSB2         |
| T12        | IO104RSB2       | W5         | IO134RSB2         |
| T13        | IO101RSB2       | W6         | IO133RSB2         |
| T14        | IO98RSB2        | W7         | IO128RSB2         |
| T15        | GDC2/IO91RSB2   | W8         | IO124RSB2         |
| T16        | TMS             | W9         | IO119RSB2         |
| T18        | VJTAG           | W10        | VCCIB2            |
| T19        | GDB1/IO87PPB1   | W11        | IO109RSB2         |
| U1         | IO147PDB3       | W12        | IO107RSB2         |
| U2         | GEA1/IO144PPB3  | W13        | IO105RSB2         |
| U6         | IO131RSB2       | W14        | IO100RSB2         |
| U14        | IO99RSB2        | W15        | IO96RSB2          |
| U18        | TRST            | W16        | IO92RSB2          |
| U19        | GDA0/IO88NPB1   | W17        | GDB2/IO90RSB2     |
| V1         | IO147NDB3       | W18        | TCK               |
| V2         | VCCIB3          | W19        | GND               |
| V3         | GEC2/IO141RSB2  |            |                   |
| V4         | IO140RSB2       |            |                   |
| V5         | IO135RSB2       |            |                   |
| V6         | GND             |            |                   |
| V7         | IO125RSB2       |            |                   |
| V8         | IO122RSB2       |            |                   |
| V9         | IO116RSB2       |            |                   |

| QN132      |                 |
|------------|-----------------|
| Pin Number | AGL030 Function |
| A1         | IO80RSB1        |
| A2         | IO77RSB1        |
| A3         | NC              |
| A4         | IO76RSB1        |
| A5         | GEC0/IO73RSB1   |
| A6         | NC              |
| A7         | GEB0/IO71RSB1   |
| A8         | IO69RSB1        |
| A9         | NC              |
| A10        | VCC             |
| A11        | IO67RSB1        |
| A12        | IO64RSB1        |
| A13        | IO59RSB1        |
| A14        | IO56RSB1        |
| A15        | NC              |
| A16        | IO55RSB1        |
| A17        | IO53RSB1        |
| A18        | VCC             |
| A19        | IO50RSB1        |
| A20        | IO48RSB1        |
| A21        | IO45RSB1        |
| A22        | IO44RSB1        |
| A23        | IO43RSB1        |
| A24        | TDI             |
| A25        | TRST            |
| A26        | IO40RSB0        |
| A27        | NC              |
| A28        | IO39RSB0        |
| A29        | IO38RSB0        |
| A30        | IO36RSB0        |
| A31        | IO35RSB0        |
| A32        | GDC0/IO32RSB0   |
| A33        | NC              |
| A34        | VCC             |
| A35        | IO30RSB0        |
| A36        | IO27RSB0        |

| QN132      |                 |
|------------|-----------------|
| Pin Number | AGL030 Function |
| A37        | IO22RSB0        |
| A38        | IO19RSB0        |
| A39        | NC              |
| A40        | IO18RSB0        |
| A41        | IO16RSB0        |
| A42        | IO14RSB0        |
| A43        | VCC             |
| A44        | IO11RSB0        |
| A45        | IO08RSB0        |
| A46        | IO06RSB0        |
| A47        | IO05RSB0        |
| A48        | IO02RSB0        |
| B1         | IO81RSB1        |
| B2         | IO78RSB1        |
| B3         | GND             |
| B4         | IO75RSB1        |
| B5         | NC              |
| B6         | GND             |
| B7         | IO70RSB1        |
| B8         | NC              |
| B9         | GND             |
| B10        | IO66RSB1        |
| B11        | IO63RSB1        |
| B12        | FF/IO60RSB1     |
| B13        | IO57RSB1        |
| B14        | GND             |
| B15        | IO54RSB1        |
| B16        | IO52RSB1        |
| B17        | GND             |
| B18        | IO49RSB1        |
| B19        | IO46RSB1        |
| B20        | GND             |
| B21        | IO42RSB1        |
| B22        | TMS             |
| B23        | TDO             |
| B24        | IO41RSB0        |

| QN132      |                 |
|------------|-----------------|
| Pin Number | AGL030 Function |
| B25        | GND             |
| B26        | NC              |
| B27        | IO37RSB0        |
| B28        | GND             |
| B29        | GDA0/IO33RSB0   |
| B30        | NC              |
| B31        | GND             |
| B32        | IO29RSB0        |
| B33        | IO26RSB0        |
| B34        | IO23RSB0        |
| B35        | IO20RSB0        |
| B36        | GND             |
| B37        | IO17RSB0        |
| B38        | IO15RSB0        |
| B39        | GND             |
| B40        | IO12RSB0        |
| B41        | IO09RSB0        |
| B42        | GND             |
| B43        | IO04RSB0        |
| B44        | IO01RSB0        |
| C1         | IO82RSB1        |
| C2         | IO79RSB1        |
| C3         | NC              |
| C4         | IO74RSB1        |
| C5         | GEA0/IO72RSB1   |
| C6         | NC              |
| C7         | NC              |
| C8         | VCCIB1          |
| C9         | IO65RSB1        |
| C10        | IO62RSB1        |
| C11        | IO61RSB1        |
| C12        | IO58RSB1        |
| C13        | NC              |
| C14        | NC              |
| C15        | IO51RSB1        |
| C16        | VCCIB1          |


| VQ100      |                   |
|------------|-------------------|
| Pin Number | AGL125 Function   |
| 1          | GND               |
| 2          | GAA2/IO67RSB1     |
| 3          | IO68RSB1          |
| 4          | GAB2/IO69RSB1     |
| 5          | IO132RSB1         |
| 6          | GAC2/IO131RSB1    |
| 7          | IO130RSB1         |
| 8          | IO129RSB1         |
| 9          | GND               |
| 10         | GFB1/IO124RSB1    |
| 11         | GFB0/IO123RSB1    |
| 12         | VCOMPLF           |
| 13         | GFA0/IO122RSB1    |
| 14         | VCCPLF            |
| 15         | GFA1/IO121RSB1    |
| 16         | GFA2/IO120RSB1    |
| 17         | VCC               |
| 18         | VCCIB1            |
| 19         | GEC0/IO111RSB1    |
| 20         | GEB1/IO110RSB1    |
| 21         | GEB0/IO109RSB1    |
| 22         | GEA1/IO108RSB1    |
| 23         | GEA0/IO107RSB1    |
| 24         | VMV1              |
| 25         | GNDQ              |
| 26         | GEA2/IO106RSB1    |
| 27         | FF/GEB2/IO105RSB1 |
| 28         | GEC2/IO104RSB1    |
| 29         | IO102RSB1         |
| 30         | IO100RSB1         |
| 31         | IO99RSB1          |
| 32         | IO97RSB1          |
| 33         | IO96RSB1          |
| 34         | IO95RSB1          |
| 35         | IO94RSB1          |

| VQ100      |                 |
|------------|-----------------|
| Pin Number | AGL125 Function |
| 36         | IO93RSB1        |
| 37         | VCC             |
| 38         | GND             |
| 39         | VCCIB1          |
| 40         | IO87RSB1        |
| 41         | IO84RSB1        |
| 42         | IO81RSB1        |
| 43         | IO75RSB1        |
| 44         | GDC2/IO72RSB1   |
| 45         | GDB2/IO71RSB1   |
| 46         | GDA2/IO70RSB1   |
| 47         | TCK             |
| 48         | TDI             |
| 49         | TMS             |
| 50         | VMV1            |
| 51         | GND             |
| 52         | VPUMP           |
| 53         | NC              |
| 54         | TDO             |
| 55         | TRST            |
| 56         | VJTAG           |
| 57         | GDA1/IO65RSB0   |
| 58         | GDC0/IO62RSB0   |
| 59         | GDC1/IO61RSB0   |
| 60         | GCC2/IO59RSB0   |
| 61         | GCB2/IO58RSB0   |
| 62         | GCA0/IO56RSB0   |
| 63         | GCA1/IO55RSB0   |
| 64         | GCC0/IO52RSB0   |
| 65         | GCC1/IO51RSB0   |
| 66         | VCCIB0          |
| 67         | GND             |
| 68         | VCC             |
| 69         | IO47RSB0        |
| 70         | GBC2/IO45RSB0   |
| 71         | GBB2/IO43RSB0   |

| VQ100      |                 |
|------------|-----------------|
| Pin Number | AGL125 Function |
| 72         | IO42RSB0        |
| 73         | GBA2/IO41RSB0   |
| 74         | VMV0            |
| 75         | GNDQ            |
| 76         | GBA1/IO40RSB0   |
| 77         | GBA0/IO39RSB0   |
| 78         | GBB1/IO38RSB0   |
| 79         | GBB0/IO37RSB0   |
| 80         | GBC1/IO36RSB0   |
| 81         | GBC0/IO35RSB0   |
| 82         | IO32RSB0        |
| 83         | IO28RSB0        |
| 84         | IO25RSB0        |
| 85         | IO22RSB0        |
| 86         | IO19RSB0        |
| 87         | VCCIB0          |
| 88         | GND             |
| 89         | VCC             |
| 90         | IO15RSB0        |
| 91         | IO13RSB0        |
| 92         | IO11RSB0        |
| 93         | IO09RSB0        |
| 94         | IO07RSB0        |
| 95         | GAC1/IO05RSB0   |
| 96         | GAC0/IO04RSB0   |
| 97         | GAB1/IO03RSB0   |
| 98         | GAB0/IO02RSB0   |
| 99         | GAA1/IO01RSB0   |
| 100        | GAA0/IO00RSB0   |

| FG144      |                  |
|------------|------------------|
| Pin Number | AGL250 Function  |
| K1         | GEB0/IO99NDB3    |
| K2         | GEA1/IO98PDB3    |
| K3         | GEA0/IO98NDB3    |
| K4         | GEA2/IO97RSB2    |
| K5         | IO90RSB2         |
| K6         | IO84RSB2         |
| K7         | GND              |
| K8         | IO66RSB2         |
| K9         | GDC2/IO63RSB2    |
| K10        | GND              |
| K11        | GDA0/IO60VDB1    |
| K12        | GDB0/IO59VDB1    |
| L1         | GND              |
| L2         | VMV3             |
| L3         | FF/GEB2/IO96RSB2 |
| L4         | IO91RSB2         |
| L5         | VCCIB2           |
| L6         | IO82RSB2         |
| L7         | IO80RSB2         |
| L8         | IO72RSB2         |
| L9         | TMS              |
| L10        | VJTAG            |
| L11        | VMV2             |
| L12        | TRST             |
| M1         | GNDQ             |
| M2         | GEC2/IO95RSB2    |
| M3         | IO92RSB2         |
| M4         | IO89RSB2         |
| M5         | IO87RSB2         |
| M6         | IO85RSB2         |
| M7         | IO78RSB2         |
| M8         | IO76RSB2         |
| M9         | TDI              |
| M10        | VCCIB2           |
| M11        | VPUMP            |
| M12        | GNDQ             |

## FG256



*Note:* This is the bottom view of the package.

### **Note**

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

| Revision / Version                                                                                        | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Page |
|-----------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| DC & Switching, cont'd.                                                                                   | Table 2-49 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range is new.                                                                                                                                                                                                                                                                                                                                                                                                       | 2-39 |
| <b>Revision 9 (Jul 2008)</b><br>Product Brief v1.1<br>DC and Switching<br>Characteristics<br>Advance v0.3 | As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to 1.5 V.                                                                                                                                                                                                                                                                                                                                | N/A  |
| <b>Revision 8 (Jun 2008)</b><br><br>DC and Switching<br>Characteristics<br>Advance v0.2                   | As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to 1.5 V.                                                                                                                                                                                                                                                                                                                                | N/A  |
|                                                                                                           | Tables have been updated to reflect default values in the software. The default I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V I/O set.<br><br>DDR Tables have two additional data points added to reflect both edges for Input DDR setup and hold time.<br><br>The power data table has been updated to match SmartPower data rather than simulation values.<br><br>AGL015 global clock delays have been added.                                                       | N/A  |
|                                                                                                           | Table 2-1 • Absolute Maximum Ratings was updated to combine the VCCI and VMV parameters in one row. The word "output" from the parameter description for VCCI and VMV, and table note 3 was added.                                                                                                                                                                                                                                                                                                    | 2-1  |
|                                                                                                           | Table 2-2 • Recommended Operating Conditions 1 was updated to add references to tables notes 4, 6, 7, and 8. VMV was added to the VCCI parameter row, and table note 9 was added.                                                                                                                                                                                                                                                                                                                     | 2-2  |
|                                                                                                           | In Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature <sup>1</sup> , the maximum operating junction temperature was changed from 110° to 100°.                                                                                                                                                                                                                                                                                                                      | 2-3  |
|                                                                                                           | VMV was removed from Table 2-4 • Overshoot and Undershoot Limits 1. The table title was modified to remove "as measured on quiet I/Os." Table note 2 was revised to remove "estimated SSO density over cycles." Table note 3 was revised to remove "refers only to overshoot/undershoot limits for simultaneous switching I/Os."                                                                                                                                                                      | 2-3  |
|                                                                                                           | The "PLL Behavior at Brownout Condition" section is new.                                                                                                                                                                                                                                                                                                                                                                                                                                              | 2-4  |
|                                                                                                           | Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels is new.                                                                                                                                                                                                                                                                                                                                                                                                              | 2-5  |
|                                                                                                           | EQ 2 was updated. The temperature was changed to 100°C, and therefore the end result changed.                                                                                                                                                                                                                                                                                                                                                                                                         | 2-6  |
|                                                                                                           | The table notes for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO Flash*Freeze Mode*, Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO Sleep Mode*, and Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode were updated to remove VMV and include PDC6 and PDC7. VCCI and VJTAG were removed from the statement about IDD in the table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode. | 2-7  |
|                                                                                                           | Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO Flash*Freeze Mode <sup>1</sup> was updated to include VCCPLL. Note 4 was updated to include PDC6 and PDC7.                                                                                                                                                                                                                                                                                                                            | 2-9  |