



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1536
Total RAM Bits	18432
Number of I/O	71
Number of Gates	60000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agl060v5-vqg100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature¹

Product Grade	Programming Cycles	Program Retention (biased/unbiased)	Maximum Storage Temperature T _{STG} (°C) ²	Maximum Operating Junction Temperature T _J (°C) ²
Commercial	500	20 years	110	100
Industrial	500	20 years	110	100

- 1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
- These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 on page 2-2 for device operating conditions and absolute limits.

Table 2-4 • Overshoot and Undershoot Limits 1

VCCI	Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot ²
2.7 V or less	10%	1.4 V
	5%	1.49 V
3 V	10%	1.1 V
	5%	1.19 V
3.3 V	10%	0.79 V
	5%	0.88 V
3.6 V	10%	0.45 V
	5%	0.54 V

Notes:

- 1. Based on reliability requirements at junction temperature at 85°C.
- 2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.
- 3. This table does not provide PCI overshoot/undershoot limits.

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

IGLOO I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.2 V Ramping down (V5 Devices): 0.5 V < trip_point_down < 1.1 V Ramping up (V2 devices): 0.75 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.65 V < trip_point_down < 0.95 V

VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.1 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.0 V

Ramping up (V2 devices): $0.65 \text{ V} < \text{trip_point_up} < 1.05 \text{ V}$ Ramping down (V2 devices): $0.55 \text{ V} < \text{trip_point_down} < 0.95 \text{ V}$

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLX exceed brownout activation levels (see Figure 2-1 and Figure 2-2 on page 2-5 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V \pm 0.25 V for V5 devices, and 0.75 V \pm 0.2 V for V2 devices), the PLL output lock signal goes low and/or the output clock is lost. Refer to the Brownout Voltage section in the "Power-Up/-Down Behavior of Low Power Flash Devices" chapter of the *ProASIC®* and *ProASIC3E* FPGA fabric user guides for information on clock and lock recovery.

Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers
- 3. Output buffers, after 200 ns delay from input buffer activation

To make sure the transition from input buffers to output buffers is clean, ensure that there is no path longer than 100 ns from input buffer to output buffer in your design.




Figure 2-1 • V5 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

2-4 Revision 27

Table 2-27 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings
Applicable to Standard I/O Banks

		Equivalent			VIL	V _{IH}		VOL	V _{OH}	I _{OL} ¹	I _{OH} ¹
I/O Standard	Drive Strength	Software Default Drive Strength Option ²	Slew Rate	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	8 mA	8 mA	High	-0.3	0.8	2	3.6	0.4	2.4	8	8
3.3 V LVCMOS Wide Range ³	100 μΑ	8 mA	High	-0.3	0.8	2	3.6	0.2	VDD-0.2	0.1	0.1
2.5 V LVCMOS	8 mA	8 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7	8	8
1.8 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	4	4
1.5 V LVCMOS	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2
1.2 V LVCMOS ⁴	1 mA	1 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	1	1
1.2 V LVCMOS Wide Range ^{4,5}	100 μΑ	1 mA	High	-0.3	0.3 * VCCI	0.7 * VCCI	3.6	0.1	VCCI - 0.1	0.1	0.1

- 1. Currents are measured at 85°C junction temperature.
- 2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 3. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 4. Applicable to V2 Devices operating at VCCI ≥ VCC.
- 5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.

Table 2-36 • Summary of I/O Timing Characteristics—Software Default Settings, Std. Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst-Case V_{CC} = 1.14 V, Worst-Case VCCI (per standard)

Applicable to Standard I/O Banks

I/O Standard	Drive Strength	Equivalent Software Default Drive Strength Option ¹ (mA)	Slew Rate	Capacitive Load (pF)	External Resistor (Ω)	t _{DOUT} (ns)	t _{DP} (ns)	t _{DIN} (ns)	t _{PY} (ns)	t _{EOUT} (ns)	t _{ZL} (ns)	t _{ZH} (ns)	t _{LZ} (ns)	t _{HZ} (ns)	Units
3.3 V LVTTL / 3.3 V LVCMOS	8 mA	8	High	5	_	1.55	2.38	0.26	0.94	1.10	2.41	1.92	2.40	2.96	ns
3.3 V LVCMOS Wide Range ³	100 μΑ	8	High	5	-	1.55	3.33	0.26	1.29	1.10	3.33	2.62	3.34	4.07	ns
2.5 V LVCMOS	8 mA	8	High	5	-	1.55	2.39	0.26	1.15	1.10	2.42	2.05	2.38	2.80	ns
1.8 V LVCMOS	4 mA	4	High	5	-	1.55	2.60	0.26	1.08	1.10	2.64	2.33	2.38	2.62	ns
1.5 V LVCMOS	2 mA	2	High	5	-	1.55	2.92	0.26	1.22	1.10	2.96	2.60	2.40	2.56	ns
1.2 V LVCMOS	1 mA	1	High	5	_	1.55	3.59	0.26	1.53	1.10	3.47	3.06	2.51	2.49	ns
1.2 V LVCMOS Wide Range ³	100 μΑ	1	High	5	-	1.55	3.59	0.26	1.53	1.10	3.47	3.06	2.51	2.49	ns

- 1. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is $\pm 100~\mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 3. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification
- 4. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-39 • I/O Output Buffer Maximum Resistances¹
Applicable to Standard Plus I/O Banks

Standard	Drive Strength	$R_{PULL-DOWN} \ \left(\Omega\right)^2$	$R_{PULL-UP} (\Omega)^3$
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	25	75
3.3 V LVCMOS Wide Range	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
1.2 V LVCMOS ⁴	2 mA	158	164
1.2 V LVCMOS Wide Range ⁴	100 μΑ	Same as regular 1.2 V LVCMOS	Same as regular 1.2 V LVCMOS
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

^{1.} These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.

^{2.} $R_{(PULL-DOWN-MAX)} = (VOLspec) / I_{OLspec}$

^{3.} $R_{(PULL-UP-MAX)} = (VCCImax - VOHspec) / I_{OHspec}$

^{4.} Applicable to IGLOO V2 Devices operating at VCCI ≥ VCC

Table 2-49 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS	v	1L	٧	TH .	V _{OL}	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μA ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	10	10

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-7 • AC Loading

Table 2-50 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	1.4	5

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

3.3 V LVCMOS Wide Range

Table 2-63 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range Applicable to Advanced I/O Banks

3.3 V LVCMOS Wide Range		VIL		VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ²	IIH ³
Drive Strength	Equivalent Software Default Drive Strength Option ¹	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μΑ	μΑ	Max. mA ⁴	Max. mA ⁴	μ Α ⁵	μ Α ⁵
100 μΑ	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 μΑ	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 μΑ	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 μΑ	8 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 μΑ	12 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	103	109	10	10
100 μΑ	16 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	132	127	10	10
100 μΑ	24 mA	-0.3	0.8	2	3.6	0.2	VDD – 0.2	100	100	268	181	10	10

Notes:

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 4. Currents are measured at 100°C junction temperature and maximum voltage.
- 5. Currents are measured at 85°C junction temperature.
- 6. Software default selection highlighted in gray.

2-46 Revision 27

Output DDR Module




Figure 2-23 • Output DDR Timing Model

Table 2-166 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
t _{DDROCLKQ}	Clock-to-Out	B, E
t _{DDROCLR2Q}	Asynchronous Clear-to-Out	C, E
t _{DDROREMCLR}	Clear Removal	C, B
t _{DDRORECCLR}	Clear Recovery	C, B
t _{DDROSUD1}	Data Setup Data_F	A, B
t _{DDROSUD2}	Data Setup Data_R	D, B
t _{DDROHD1}	Data Hold Data_F	A, B
t _{DDROHD2}	Data Hold Data_R	D, B

2-92 Revision 27

VersaTile Characteristics

VersaTile Specifications as a Combinatorial Module

The IGLOO library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *IGLOO*, *Fusion*, *and ProASIC3 Macro Library Guide*.




Figure 2-25 • Sample of Combinatorial Cells

Table 2-177 • AGL250 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

			Std.		
Parameter	Description	Mir	1. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.3	39	1.73	ns
t _{RCKH}	Input High Delay for Global Clock	1.4	11	1.84	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.1	8		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.1	5		ns
t _{RCKSW}	Maximum Skew for Global Clock			0.43	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-178 • AGL400 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	Std.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.45	1.79	ns
t _{RCKH}	Input High Delay for Global Clock	1.48	1.91	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-104 Revision 27

Table 2-190 • IGLOO CCC/PLL Specification
For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage

Parameter	Min.	Тур.	Max.	Units
Clock Conditioning Circuitry Input Frequency f _{IN_CCC}	1.5		160	MHz
Clock Conditioning Circuitry Output Frequency f _{OUT_CCC}	0.75		160	MHz
Delay Increments in Programmable Delay Blocks 1, 2		580 ³		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Serial Clock (SCLK) for Dynamic PLL ^{4,5}			60	ns
Input Cycle-to-Cycle Jitter (peak magnitude)			0.25	ns
Acquisition Time				
LockControl = 0			300	μs
LockControl = 1			6.0	ms
Tracking Jitter ⁶				
LockControl = 0			4	ns
LockControl = 1			3	ns
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 ^{1,2}	2.3		20.86	ns
Delay Range in Block: Programmable Delay 2 ^{1,2}	0.863		20.86	ns
Delay Range in Block: Fixed Delay ^{1, 2, 5}		5.7		ns
CCC Output Peak-to-Peak Period Jitter F _{CCC OUT}		Maximum Peak-to-Peak Jitter Data ^{7,8}		
	SSO ≥ 4 ⁹	SSO ≥ 8 ⁹	SSO ≥ 16 ⁹	
0.75 MHz to 50 MHz	1.20%	2.00%	3.00%	
50 MHz to 160 MHz	5.00%	7.00%	15.00%	

- 1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-7 and Table 2-7 on page 2-7 for deratings.
- 2. $T_J = 25^{\circ}\text{C}$, $V_{CC} = 1.2 \text{ V}$
- 3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
- 4. Maximum value obtained for a Std. speed grade device in Worst-Case Commercial Conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
- 5. The AGL030 device does not support a PLL.
- 6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 7. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the per cent jitter. The VCO jitter (in ps) applies to CCC_OUT regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, regardless of the output divider settings.
- 8. Measurements done with LVTTL 3.3 V, 8 mA I/O drive strength, and high slew Rate. VCC/VCCPLL = 1.14 V, VQ/PQ/TQ type of packages, 20 pF load.
- 9. SSO are outputs that are synchronous to a single clock domain and have clock-to-out times that are within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO FPGA Fabric User Guide.
- 10. For definitions of Type 1 and Type 2, refer to the PLL Block Diagram in the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter of the IGLOO FPGA Fabric User Guide.




Figure 2-40 • FIFO Reset




Figure 2-41 • FIFO EMPTY Flag and AEMPTY Flag Assertion

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements.

Special Function Pins

NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

Packaging

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

Related Documents

User Guides

IGLOO FPGA Fabric User Guide

http://www.microsemi.com/soc/documents/IGLOO UG.pdf

Packaging Documents

The following documents provide packaging information and device selection for low power flash devices.

Product Catalog

http://www.microsemi.com/soc/documents/ProdCat_PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

Package Mechanical Drawings

http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are available on the Microsemi SoC Products Group website at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

3-5 Revision 27



Package Pin Assignments

UC81		
Pin Number	AGL030 Function	
A1	IO00RSB0	
A2	IO02RSB0	
А3	IO06RSB0	
A4	IO11RSB0	
A5	IO16RSB0	
A6	IO19RSB0	
A7	IO22RSB0	
A8	IO24RSB0	
A9	IO26RSB0	
B1	IO81RSB1	
B2	IO04RSB0	
В3	IO10RSB0	
B4	IO13RSB0	
B5	IO15RSB0	
B6	IO20RSB0	
В7	IO21RSB0	
B8	IO28RSB0	
В9	IO25RSB0	
C1	IO79RSB1	
C2	IO80RSB1	
C3	IO08RSB0	
C4	IO12RSB0	
C5	IO17RSB0	
C6	IO14RSB0	
C7	IO18RSB0	
C8	IO29RSB0	
C9	IO27RSB0	
D1	IO74RSB1	
D2	IO76RSB1	
D3	IO77RSB1	
D4	VCC	
D5	VCCIB0	
D6	GND	
D7	IO23RSB0	
D8	IO31RSB0	
D9	IO30RSB0	

UC81			
Pin Number	AGL030 Function		
E1	GEB0/IO71RSB1		
E2	GEA0/IO72RSB1		
E3	GEC0/IO73RSB1		
E4	VCCIB1		
E5	VCC		
E6	VCCIB0		
E7	GDC0/IO32RSB0		
E8	GDA0/IO33RSB0		
E9	GDB0/IO34RSB0		
F1	IO68RSB1		
F2	IO67RSB1		
F3	IO64RSB1		
F4	GND		
F5	VCCIB1		
F6	IO47RSB1		
F7	IO36RSB0		
F8	IO38RSB0		
F9	IO40RSB0		
G1	IO65RSB1		
G2	IO66RSB1		
G3	IO57RSB1		
G4	IO53RSB1		
G5	IO49RSB1		
G6	IO45RSB1		
G7	IO46RSB1		
G8	VJTAG		
G9	TRST		
H1	IO62RSB1		
H2	FF/IO60RSB1		
H3	IO58RSB1		
H4	IO54RSB1		
H5	IO48RSB1		
H6	IO43RSB1		
H7	IO42RSB1		
H8	TDI		
H9	TDO		

UC81		
Pin Number	AGL030 Function	
J1	IO63RSB1	
J2	IO61RSB1	
J3	IO59RSB1	
J4	IO56RSB1	
J5	IO52RSB1	
J6	IO44RSB1	
J7	TCK	
J8	TMS	
J9	VPUMP	

4-2 Revision 27



IGLOO Low Power Flash FPGAs

	CS281	CS281		CS281	
Pin Number	AGL600 Function	Pin Number	AGL600 Function	Pin Number	AGL600 Function
A1	GND	B18	VCCIB1	E13	IO46RSB0
A2	GAB0/IO02RSB0	B19	IO61NDB1	E14	GBB1/IO57RSB0
A3	GAC1/IO05RSB0	C1	GAB2/IO173PPB3	E15	IO62NPB1
A4	IO07RSB0	C2	IO174NPB3	E16	IO63PPB1
A5	IO10RSB0	C6	IO12RSB0	E18	IO64PPB1
A6	IO14RSB0	C14	IO50RSB0	E19	IO65NPB1
A7	IO18RSB0	C18	IO60NPB1	F1	IO168NPB3
A8	IO21RSB0	C19	GBB2/IO61PDB1	F2	GND
A9	IO22RSB0	D1	IO170PPB3	F3	IO169PPB3
A10	VCCIB0	D2	IO172NPB3	F4	IO170NPB3
A11	IO33RSB0	D4	GAA0/IO00RSB0	F5	IO173NPB3
A12	IO40RSB0	D5	GAA1/IO01RSB0	F15	IO63NPB1
A13	IO37RSB0	D6	IO09RSB0	F16	IO65PPB1
A14	IO48RSB0	D7	IO16RSB0	F17	IO64NPB1
A15	IO51RSB0	D8	IO19RSB0	F18	GND
A16	IO53RSB0	D9	IO26RSB0	F19	IO68PPB1
A17	GBC1/IO55RSB0	D10	GND	G1	IO167NPB3
A18	GBA0/IO58RSB0	D11	IO34RSB0	G2	IO165NDB3
A19	GND	D12	IO45RSB0	G4	IO168PPB3
B1	GAA2/IO174PPB3	D13	IO49RSB0	G5	IO167PPB3
B2	VCCIB0	D14	IO47RSB0	G7	GAC2/IO172PPB3
В3	GAB1/IO03RSB0	D15	GBB0/IO56RSB0	G8	VCCIB0
B4	GAC0/IO04RSB0	D16	GBA2/IO60PPB1	G9	IO28RSB0
B5	IO06RSB0	D18	GBC2/IO62PPB1	G10	IO32RSB0
В6	GND	D19	IO66NPB1	G11	IO43RSB0
B7	IO15RSB0	E1	IO169NPB3	G12	VCCIB0
B8	IO20RSB0	E2	IO171PPB3	G13	IO66PPB1
B9	IO23RSB0	E4	IO171NPB3	G15	IO67NDB1
B10	IO24RSB0	E5	IO08RSB0	G16	IO67PDB1
B11	IO36RSB0	E6	IO11RSB0	G18	GCC0/IO69NPB1
B12	IO35RSB0	E7	IO13RSB0	G19	GCB1/IO70PPB1
B13	IO44RSB0	E8	IO17RSB0	H1	GFB0/IO163NPB3
B14	GND	E9	IO25RSB0	H2	IO165PDB3
B15	IO52RSB0	E10	IO30RSB0	H4	GFC1/IO164PPB3
B16	GBC0/IO54RSB0	E11	IO41RSB0	H5	GFB1/IO163PPB3
B17	GBA1/IO59RSB0	E12	IO42RSB0	H7	VCCIB3



Package Pin Assignments

FG144		
Pin Number	AGL125 Function	
K1	GEB0/IO109RSB1	
K2	GEA1/IO108RSB1	
K3	GEA0/IO107RSB1	
K4	GEA2/IO106RSB1	
K5	IO100RSB1	
K6	IO98RSB1	
K7	GND	
K8	IO73RSB1	
K9	GDC2/IO72RSB1	
K10	GND	
K11	GDA0/IO66RSB0	
K12	GDB0/IO64RSB0	
L1	GND	
L2	VMV1	
L3	FF/GEB2/IO105RSB1	
L4	IO102RSB1	
L5	VCCIB1	
L6	IO95RSB1	
L7	IO85RSB1	
L8	IO74RSB1	
L9	TMS	
L10	VJTAG	
L11	VMV1	
L12	TRST	
M1	GNDQ	
M2	GEC2/IO104RSB1	
M3	IO103RSB1	
M4	IO101RSB1	
M5	IO97RSB1	
M6	IO94RSB1	
M7	IO86RSB1	
M8	IO75RSB1	
M9	TDI	
M10	VCCIB1	
M11	VPUMP	
M12	GNDQ	

4-44 Revision 27




IGLOO Low Power Flash FPGAs

FG144		
Pin Number	AGL1000 Function	
A1	GNDQ	
A2	VMV0	
A3	GAB0/IO02RSB0	
A4	GAB1/IO03RSB0	
A5	IO10RSB0	
A6	GND	
A7	IO44RSB0	
A8	VCC	
A9	IO69RSB0	
A10	GBA0/IO76RSB0	
A11	GBA1/IO77RSB0	
A12	GNDQ	
B1	GAB2/IO224PDB3	
B2	GND	
В3	GAA0/IO00RSB0	
B4	GAA1/IO01RSB0	
B5	IO13RSB0	
В6	IO26RSB0	
B7	IO35RSB0	
B8	IO60RSB0	
В9	GBB0/IO74RSB0	
B10	GBB1/IO75RSB0	
B11	GND	
B12	VMV1	
C1	IO224NDB3	
C2	GFA2/IO206PPB3	
C3	GAC2/IO223PDB3	
C4	VCC	
C5	IO16RSB0	
C6	IO29RSB0	
C7	IO32RSB0	
C8	IO63RSB0	
C9	IO66RSB0	
C10	GBA2/IO78PDB1	
C11	IO78NDB1	
C12	GBC2/IO80PPB1	

FG144		
Pin Number	AGL1000 Function	
D1	IO213PDB3	
D2	IO213NDB3	
D3	IO223NDB3	
D4	GAA2/IO225PPB3	
D5	GAC0/IO04RSB0	
D6	GAC1/IO05RSB0	
D7	GBC0/IO72RSB0	
D8	GBC1/IO73RSB0	
D9	GBB2/IO79PDB1	
D10	IO79NDB1	
D11	IO80NPB1	
D12	GCB1/IO92PPB1	
E1	VCC	
E2	GFC0/IO209NDB3	
E3	GFC1/IO209PDB3	
E4	VCCIB3	
E5	IO225NPB3	
E6	VCCIB0	
E7	VCCIB0	
E8	GCC1/IO91PDB1	
E9	VCCIB1	
E10	VCC	
E11	GCA0/IO93NDB1	
E12	IO94NDB1	
F1	GFB0/IO208NPB3	
F2	VCOMPLF	
F3	GFB1/IO208PPB3	
F4	IO206NPB3	
F5	GND	
F6	GND	
F7	GND	
F8	GCC0/IO91NDB1	
F9	GCB0/IO92NPB1	
F10	GND	
F11	GCA1/IO93PDB1	
F12	GCA2/IO94PDB1	

FG144			
Pin Number	AGL1000 Function		
G1	GFA1/IO207PPB3		
G2	GND		
G3	VCCPLF		
G4	GFA0/IO207NPB3		
G5	GND		
G6	GND		
G7	GND		
G8	GDC1/IO111PPB1		
G9	IO96NDB1		
G10	GCC2/IO96PDB1		
G11	IO95NDB1		
G12	GCB2/IO95PDB1		
H1	VCC		
H2	GFB2/IO205PDB3		
H3	GFC2/IO204PSB3		
H4	GEC1/IO190PDB3		
H5	VCC		
H6	IO105PDB1		
H7	IO105NDB1		
H8	GDB2/IO115RSB2		
H9	GDC0/IO111NPB1		
H10	VCCIB1		
H11	IO101PSB1		
H12	VCC		
J1	GEB1/IO189PDB3		
J2	IO205NDB3		
J3	VCCIB3		
J4	GEC0/IO190NDB3		
J5	IO160RSB2		
J6	IO157RSB2		
J7	VCC		
J8	TCK		
J9	GDA2/IO114RSB2		
J10	TDO		
J11	GDA1/IO113PDB1		
J12	GDB1/IO112PDB1		

FG256



Note: This is the bottom view of the package.

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

FG484		
Pin Number	AGL600 Function	
Y7	NC	
Y8	VCC	
Y9	VCC	
Y10	NC	
Y11	NC	
Y12	NC	
Y13	NC	
Y14	VCC	
Y15	VCC	
Y16	NC	
Y17	NC	
Y18	GND	
Y19	NC	
Y20	NC	
Y21	NC	
Y22	VCCIB1	

FG484			
Pin Number	AGL1000 Function		
M3	IO206NDB3		
M4	GFA2/IO206PDB3		
M5	GFA1/IO207PDB3		
M6	VCCPLF		
M7	IO205NDB3		
M8	GFB2/IO205PDB3		
M9	VCC		
M10	GND		
M11	GND		
M12	GND		
M13	GND		
M14	VCC		
M15	GCB2/IO95PPB1		
M16	GCA1/IO93PPB1		
M17	GCC2/IO96PPB1		
M18	IO100PPB1		
M19	GCA2/IO94PPB1		
M20	IO101PPB1		
M21	IO99PPB1		
M22	NC		
N1	IO201NDB3		
N2	IO201PDB3		
N3	NC		
N4	GFC2/IO204PDB3		
N5	IO204NDB3		
N6	IO203NDB3		
N7	IO203PDB3		
N8	VCCIB3		
N9	VCC		
N10	GND		
N11	GND		
N12	GND		
N13	GND		
N14	VCC		
N15	VCCIB1		
N16	IO95NPB1		

4-98 Revision 27