



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	24576
Total RAM Bits	147456
Number of I/O	300
Number of Gates	1000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agl1000v5-fgg484

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2-31 • Summary of I/O Timing Characteristics—Software Default Settings, Std. Speed Grade, Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI (per standard)

Applicable to Advanced I/O Banks

I/O Standard	Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup> (mA)	Slew Rate	Capacitive Load (pF)	External Resistor $(\Omega)$	t <sub>DOUT</sub> (ns)	t <sub>DP</sub> (ns)	<sup>t</sup> DIN (ns)	t <sub>PY</sub> (ns)	t <sub>EOUT</sub> (ns)	t <sub>ZL</sub> (ns)	(su) <sup>HZ</sup> <sub>1</sub>	t <sub>LZ</sub> (ns)	t <sub>HZ</sub> (ns)	t <sub>ZLS</sub> (ns)	(su) SHZ <sub>1</sub>	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12	High	5	_	0.97	2.09	0.18	0.85	0.66	2.14	1.68	2.67	3.05	5.73	5.27	ns
3.3 V LVCMOS Wide Range <sup>2</sup>	100 μΑ	12	High	5	_	0.97	2.93	0.18	1.19	0.66	2.95	2.27	3.81	4.30	6.54	5.87	ns
2.5 V LVCMOS	12 mA	12	High	5	-	0.97	2.09	0.18	1.08	0.66	2.14	1.83	2.73	2.93	5.73	5.43	ns
1.8 V LVCMOS	12 mA	12	High	5	_	0.97	2.24	0.18	1.01	0.66	2.29	2.00	3.02	3.40	5.88	5.60	ns
1.5 V LVCMOS	12 mA	12	High	5	_	0.97	2.50	0.18	1.17	0.66	2.56	2.27	3.21	3.48	6.15	5.86	ns
3.3 V PCI	Per PCI spec	1	High	10	25 <sup>2</sup>	0.97	2.32	0.18	0.74	0.66	2.37	1.78	2.67	3.05	5.96	5.38	ns
3.3 V PCI-X	Per PCI- X spec	-	High	10	25 <sup>2</sup>	0.97	2.32	0.19	0.70	0.66	2.37	1.78	2.67	3.05	5.96	5.38	ns
LVDS	24 mA	_	High	-	-	0.97	1.74	0.19	1.35	_	_	-	-	_	_	-	ns
LVPECL	24 mA	_	High	-	-	0.97	1.68	0.19	1.16	_	_	_	_	_	_	_	ns
N1-4																	

#### Notes:

4. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-28 Revision 27

The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

<sup>2.</sup> All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

<sup>3.</sup> Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-12 on page 2-79 for connectivity. This resistor is not required during normal operation.

### **Timing Characteristics**

Applies to 1.5 V DC Core Voltage

Table 2-67 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
100 μΑ	2 mA	Std.	0.97	6.61	0.18	1.19	0.66	6.63	5.63	3.15	2.98	10.22	9.23	ns
100 μΑ	4 mA	Std.	0.97	6.61	0.18	1.19	0.66	6.63	5.63	3.15	2.98	10.22	9.23	ns
100 μΑ	6 mA	Std.	0.97	5.49	0.18	1.19	0.66	5.51	4.84	3.54	3.66	9.10	8.44	ns
100 μΑ	8 mA	Std.	0.97	5.49	0.18	1.19	0.66	5.51	4.84	3.54	3.66	9.10	8.44	ns
100 μΑ	12 mA	Std.	0.97	4.69	0.18	1.19	0.66	4.71	4.25	3.80	4.10	8.31	7.85	ns
100 μΑ	16 mA	Std.	0.97	4.46	0.18	1.19	0.66	4.48	4.11	3.86	4.21	8.07	7.71	ns
100 μΑ	24 mA	Std.	0.97	4.34	0.18	1.19	0.66	4.36	4.14	3.93	4.64	7.95	7.74	ns

#### Notes:

- The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths
  displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-68 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V Applicable to Advanced Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 μΑ	2 mA	Std.	0.97	3.92	0.18	1.19	0.66	3.94	3.10	3.16	3.17	7.54	6.70	ns
100 μΑ	4 mA	Std.	0.97	3.92	0.18	1.19	0.66	3.94	3.10	3.16	3.17	7.54	6.70	ns
100 μΑ	6 mA	Std.	0.97	3.28	0.18	1.19	0.66	3.30	2.54	3.54	3.86	6.90	6.14	ns
100 μΑ	8 mA	Std.	0.97	3.28	0.18	1.19	0.66	3.30	2.54	3.54	3.86	6.90	6.14	ns
100 μΑ	12 mA	Std.	0.97	2.93	0.18	1.19	0.66	2.95	2.27	3.81	4.30	6.54	5.87	ns
100 μΑ	16 mA	Std.	0.97	2.87	0.18	1.19	0.66	2.89	2.22	3.86	4.41	6.49	5.82	ns
100 μΑ	24 mA	Std.	0.97	2.90	0.18	1.19	0.66	2.92	2.16	3.94	4.86	6.51	5.75	ns

#### Notes:

- 1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
- 2. Software default selection highlighted in gray.
- 3. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm$  100  $\mu$ A. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

Table 2-113 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

1.5 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSH	IOSL	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	13	16	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN <V CCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-10 • AC Loading

Table 2-114 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.5	0.75	5

Note: \*Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

### **B-LVDS/M-LVDS**

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF\_LVDS and BIBUF\_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-14. The input and output buffer delays are available in the LVDS section in Table 2-149 on page 2-81 and Table 2-150 on page 2-81.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver:  $R_S = 60~\Omega$  and  $R_T = 70~\Omega$ , given  $Z_0 = 50~\Omega$  (2") and  $Z_{stub} = 50~\Omega$  (~1.5").




Figure 2-14 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers

### **LVPECL**

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-15. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.




Figure 2-15 • LVPECL Circuit Diagram and Board-Level Implementation

2-78 Revision 27




Figure 2-28 • Timing Model and Waveforms

# Timing Characteristics 1.5 V DC Core Voltage

Table 2-171 • Register Delays Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>CLKQ</sub>	Clock-to-Q of the Core Register	0.89	ns
t <sub>SUD</sub>	Data Setup Time for the Core Register	0.81	ns
t <sub>HD</sub>	Data Hold Time for the Core Register	0.00	ns
t <sub>SUE</sub>	Enable Setup Time for the Core Register	0.73	ns
t <sub>HE</sub>	Enable Hold Time for the Core Register	0.00	ns
t <sub>CLR2Q</sub>	Asynchronous Clear-to-Q of the Core Register	0.60	ns
t <sub>PRE2Q</sub>	Asynchronous Preset-to-Q of the Core Register	0.62	ns
t <sub>REMCLR</sub>	Asynchronous Clear Removal Time for the Core Register	0.00	ns
t <sub>RECCLR</sub>	Asynchronous Clear Recovery Time for the Core Register	0.24	ns
t <sub>REMPRE</sub>	Asynchronous Preset Removal Time for the Core Register	0.00	ns
t <sub>RECPRE</sub>	Asynchronous Preset Recovery Time for the Core Register	0.23	ns
t <sub>WCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Core Register	0.30	ns
t <sub>WPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Core Register	0.30	ns
t <sub>CKMPWH</sub>	Clock Minimum Pulse Width High for the Core Register	0.56	ns
t <sub>CKMPWL</sub>	Clock Minimum Pulse Width Low for the Core Register	0.56	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

# **Global Resource Characteristics**

# **AGL250 Clock Tree Topology**

Clock delays are device-specific. Figure 2-29 is an example of a global tree used for clock routing. The global tree presented in Figure 2-29 is driven by a CCC located on the west side of the AGL250 device. It is used to drive all D-flip-flops in the device.




Figure 2-29 • Example of Global Tree Use in an AGL250 Device for Clock Routing

# **Global Tree Timing Characteristics**

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-115. Table 2-173 to Table 2-188 on page 2-114 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

### **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-173 • AGL015 Global Resource

Commercial-Case Conditions: T<sub>.I</sub> = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.21	1.42	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.23	1.49	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.27	ns

#### Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-174 • AGL030 Global Resource Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

			S	td.	
Parameter	Description	ŀ	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock		1.21	1.42	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock		1.23	1.49	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock		1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock		1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock			0.27	ns

### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-102 Revision 27

Table 2-177 • AGL250 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

			St	d.	
Parameter	Description	Mir	1. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.3	39	1.73	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.4	11	1.84	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.1	8		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.1	5		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock			0.43	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-178 • AGL400 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.45	1.79	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.48	1.91	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.43	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-104 Revision 27

Table 2-185 • AGL250 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

		St	td.	
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	2.11	2.57	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	2.19	2.81	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.62	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-186 • AGL400 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	2.18	2.64	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	2.27	2.89	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.62	ns

#### Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-108 Revision 27

# **Embedded FlashROM Characteristics**




Figure 2-45 • Timing Diagram

# **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-197 • Embedded FlashROM Access Time Worst Commercial-Case Conditions:  $T_J = 70$ °C, VCC = 1.425 V


Parameter	Description	Std.	Units
t <sub>SU</sub>	Address Setup Time	0.57	ns
t <sub>HOLD</sub>	Address Hold Time	0.00	ns
t <sub>CK2Q</sub>	Clock to Out	34.14	ns
F <sub>MAX</sub>	Maximum Clock Frequency	15	MHz

# 1.2 V DC Core Voltage

Table 2-198 • Embedded FlashROM Access Time
Worst Commercial-Case Conditions: T<sub>.J</sub> = 70°C, VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>SU</sub>	Address Setup Time	0.59	ns
t <sub>HOLD</sub>	Address Hold Time	0.00	ns
t <sub>CK2Q</sub>	Clock to Out	52.90	ns
F <sub>MAX</sub>	Maximum Clock Frequency	10	MHz

# **CS196**



Note: This is the bottom view of the package.

### Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.




Package Pin Assignments

G144 AGL600 Function
GEB0/IO145NDB3
GEA1/IO144PDB3
GEA0/IO144NDB3
GEA2/IO143RSB2
IO119RSB2
IO111RSB2
GND
IO94RSB2
GDC2/IO91RSB2
GND
GDA0/IO88NDB1
GDB0/IO87NDB1
GND
VMV3
GEB2/IO142RSB2
IO136RSB2
VCCIB2
IO115RSB2
IO103RSB2
IO97RSB2
TMS
VJTAG
VMV2
TRST
GNDQ
GEC2/IO141RSB2
IO138RSB2
IO123RSB2
IO126RSB2
IO134RSB2
IO108RSB2
IO99RSB2
TDI
VCCIB2
VPUMP
GNDQ

4-50 Revision 27

# **FG256**



Note: This is the bottom view of the package.

### Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



Package Pin Assignments

FG256		
Pin Number	AGL600 Function	
Н3	GFB1/IO163PPB3	
H4	VCOMPLF	
H5	GFC0/IO164NPB3	
H6	VCC	
H7	GND	
H8	GND	
H9	GND	
H10	GND	
H11	VCC	
H12	GCC0/IO69NPB1	
H13	GCB1/IO70PPB1	
H14	GCA0/IO71NPB1	
H15	IO67NPB1	
H16	GCB0/IO70NPB1	
J1	GFA2/IO161PPB3	
J2	GFA1/IO162PDB3	
J3	VCCPLF	
J4	IO160NDB3	
J5	GFB2/IO160PDB3	
J6	VCC	
J7	GND	
J8	GND	
J9	GND	
J10	GND	
J11	VCC	
J12	GCB2/IO73PPB1	
J13	GCA1/IO71PPB1	
J14	GCC2/IO74PPB1	
J15	IO80PPB1	
J16	GCA2/IO72PDB1	
K1	GFC2/IO159PDB3	
K2	IO161NPB3	
K3	IO156PPB3	
K4	IO129RSB2	
K5	VCCIB3	
K6	VCC	
K7	GND	
K8	GND	

FG256		
Pin Number	AGL600 Function	
K9	GND	
K10	GND	
K11	VCC	
K12	VCCIB1	
K13	IO73NPB1	
K14	IO80NPB1	
K15	IO74NPB1	
K16	IO72NDB1	
L1	IO159NDB3	
L2	IO156NPB3	
L3	IO151PPB3	
L4	IO158PSB3	
L5	VCCIB3	
L6	GND	
L7	VCC	
L8	VCC	
L9	VCC	
L10	VCC	
L11	GND	
L12	VCCIB1	
L13	GDB0/IO87NPB1	
L14	IO85NDB1	
L15	IO85PDB1	
L16	IO84PDB1	
M1	IO150PDB3	
M2	IO151NPB3	
M3	IO147NPB3	
M4	GEC0/IO146NPB3	
M5	VMV3	
M6	VCCIB2	
M7	VCCIB2	
M8	IO117RSB2	
M9	IO110RSB2	
M10	VCCIB2	
M11	VCCIB2	
M12	VMV2	
M13	IO94RSB2	
M14	GDB1/IO87PPB1	

FG256		
1		
	AGL600 Function	
M15	GDC1/IO86PDB1	
M16	IO84NDB1	
N1	IO150NDB3	
N2	IO147PPB3	
N3	GEC1/IO146PPB3	
N4	IO140RSB2	
N5	GNDQ	
N6	GEA2/IO143RSB2	
N7	IO126RSB2	
N8	IO120RSB2	
N9	IO108RSB2	
N10	IO103RSB2	
N11	IO99RSB2	
N12	GNDQ	
N13	IO92RSB2	
N14	VJTAG	
N15	GDC0/IO86NDB1	
N16	GDA1/IO88PDB1	
P1	GEB1/IO145PDB3	
P2	GEB0/IO145NDB3	
P3	VMV2	
P4	IO138RSB2	
P5	IO136RSB2	
P6	IO131RSB2	
P7	IO124RSB2	
P8	IO119RSB2	
P9	IO107RSB2	
P10	IO104RSB2	
P11	IO97RSB2	
P12	VMV1	
P13	TCK	
P14	VPUMP	
P15	TRST	
P16	GDA0/IO88NDB1	
R1	GEA1/IO144PDB3	
R2	GEA0/IO144NDB3	
R3	IO139RSB2	
R4	GEC2/IO141RSB2	
	5202,1011111002	

4-58 Revision 27



Package Pin Assignments

FG484		
Pin Number AGL400 Function		
M3	NC	
M4	GFA2/IO144PPB3	
M5	GFA1/IO145PDB3	
M6	VCCPLF	
M7	IO143NDB3	
M8	GFB2/IO143PDB3	
M9	VCC	
M10	GND	
M11	GND	
M12	GND	
M13	GND	
M14	VCC	
M15	GCB2/IO71PPB1	
M16	GCA1/IO69PPB1	
M17	GCC2/IO72PPB1	
M18	NC	
M19	GCA2/IO70PDB1	
M20	NC	
M21	NC	
M22	NC	
N1	NC	
N2	NC	
N3	NC	
N4	GFC2/IO142PDB3	
N5	IO144NPB3	
N6	IO141PPB3	
N7	IO120RSB2	
N8	VCCIB3	
N9	VCC	
N10	GND	
N11	GND	
N12	GND	
N13	GND	
N14	VCC	
N15	VCCIB1	
N16	IO71NPB1	
.,,,	107.114.151	

4-72 Revision 27



FG484		
Pin Number	AGL400 Function	
Y7	NC	
Y8	VCC	
Y9	VCC	
Y10	NC	
Y11	NC	
Y12	NC	
Y13	NC	
Y14	VCC	
Y15	VCC	
Y16	NC	
Y17	NC	
Y18	GND	
Y19	NC	
Y20	NC	
Y21	NC	
Y22	VCCIB1	

Pin Number         AGL600 Function           C21         NC           C22         VCCIB1           D1         NC           D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8	FG484		
C22         VCCIB1           D1         NC           D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO14RSB0           E9	Pin Number	AGL600 Function	
D1         NC           D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11 <th< td=""><td>C21</td><td>NC</td></th<>	C21	NC	
D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0	C22	VCCIB1	
D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D1	NC	
D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D2	NC	
D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D3	NC	
D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D4	GND	
D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D5	GAA0/IO00RSB0	
D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D6	GAA1/IO01RSB0	
D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D7	GAB0/IO02RSB0	
D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D8	IO11RSB0	
D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D9	IO16RSB0	
D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D10	IO18RSB0	
D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D11	IO28RSB0	
D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D12	IO34RSB0	
D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D13	IO37RSB0	
D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D14	IO41RSB0	
D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D15	IO43RSB0	
D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D16	GBB1/IO57RSB0	
D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D17	GBA0/IO58RSB0	
D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D18	GBA1/IO59RSB0	
D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D19	GND	
D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D20	NC	
E1 NC E2 NC E3 GND E4 GAB2/IO173PDB3 E5 GAA2/IO174PDB3 E6 GNDQ E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	D21	NC	
E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D22	NC	
E3 GND  E4 GAB2/IO173PDB3  E5 GAA2/IO174PDB3  E6 GNDQ  E7 GAB1/IO03RSB0  E8 IO13RSB0  E9 IO14RSB0  E10 IO21RSB0  E11 IO27RSB0	E1	NC	
E4 GAB2/IO173PDB3 E5 GAA2/IO174PDB3 E6 GNDQ E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E2	NC	
E5 GAA2/IO174PDB3 E6 GNDQ E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E3	GND	
E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	E4	GAB2/IO173PDB3	
E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E5	GAA2/IO174PDB3	
E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E6	GNDQ	
E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E7	GAB1/IO03RSB0	
E10 IO21RSB0 E11 IO27RSB0	E8	IO13RSB0	
E11 IO27RSB0	E9	IO14RSB0	
	E10	IO21RSB0	
E12 IO32RSB0	E11	IO27RSB0	
	E12	IO32RSB0	

FG484		
Pin Number   AGL600 Function		
G5	IO171PDB3	
G6	GAC2/IO172PDB3	
G7	IO06RSB0	
G8	GNDQ	
G9	IO10RSB0	
G10	IO19RSB0	
G11	IO26RSB0	
G12	IO30RSB0	
G13	IO40RSB0	
G14	IO45RSB0	
G15	GNDQ	
G16	IO50RSB0	
G17	GBB2/IO61PPB1	
G18	IO53RSB0	
G19	IO63NDB1	
G20	NC	
G21	NC	
G22	NC	
H1	NC	
H2	NC	
H3	VCC	
H4	IO166PDB3	
H5	IO167NPB3	
H6	IO172NDB3	
H7	IO169NDB3	
H8	VMV0	
H9	VCCIB0	
H10	VCCIB0	
H11	IO25RSB0	
H12	IO31RSB0	
H13	VCCIB0	
H14	VCCIB0	
H15	VMV1	
H16	GBC2/IO62PDB1	
H17	IO67PPB1	
H18	IO64PPB1	

FG484		
Pin Number	AGL600 Function	
H19	IO66PDB1	
H20	VCC	
H21	NC	
H22	NC	
J1	NC	
J2	NC	
J3	NC	
J4	IO166NDB3	
J5	IO168NPB3	
J6	IO167PPB3	
J7	IO169PDB3	
J8	VCCIB3	
J9	GND	
J10	VCC	
J11	VCC	
J12	VCC	
J13	VCC	
J14	GND	
J15	VCCIB1	
J16	IO62NDB1	
J17	IO64NPB1	
J18	IO65PPB1	
J19	IO66NDB1	
J20	NC	
J21	IO68PDB1	
J22	IO68NDB1	
K1	IO157PDB3	
K2	IO157NDB3	
K3	NC	
K4	IO165NDB3	
K5	IO165PDB3	
K6	IO168PPB3	
K7	GFC1/IO164PPB3	
K8	VCCIB3	
K9	VCC	
K10	GND	

4-82 Revision 27

FG484	
Pin Number	AGL1000 Function
A1	GND
A2	GND
А3	VCCIB0
A4	IO07RSB0
A5	IO09RSB0
A6	IO13RSB0
A7	IO18RSB0
A8	IO20RSB0
A9	IO26RSB0
A10	IO32RSB0
A11	IO40RSB0
A12	IO41RSB0
A13	IO53RSB0
A14	IO59RSB0
A15	IO64RSB0
A16	IO65RSB0
A17	IO67RSB0
A18	IO69RSB0
A19	NC
A20	VCCIB0
A21	GND
A22	GND
AA1	GND
AA2	VCCIB3
AA3	NC
AA4	IO181RSB2
AA5	IO178RSB2
AA6	IO175RSB2
AA7	IO169RSB2
AA8	IO166RSB2
AA9	IO160RSB2
AA10	IO152RSB2
AA11	IO146RSB2
AA12	IO139RSB2
AA13	IO133RSB2
AA14	NC

4-90 Revision 27