

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 3072  |
| Total RAM Bits                 | 36864   |
| Number of I/O                  | 133   |
| Number of Gates                | 125000  |
| Voltage - Supply               | 1.14V ~ 1.575V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 85°C (TA)   |
| Package / Case                 | 196-TFBGA, CSBGA  |
| Supplier Device Package        | 196-CSP (8x8)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/agl125v2-csg196i">https://www.e-xfl.com/product-detail/microchip-technology/agl125v2-csg196i</a> |

## Temperature Grade Offerings

| Package            | AGL015 <sup>1</sup> | AGL030 | AGL060            | AGL125 | AGL250   | AGL400 | AGL600   | AGL1000   |
|--------------------|---------------------|--------|-------------------|--------|----------|--------|----------|-----------|
|                    |                     |        |                   |        | M1AGL250 |        | M1AGL600 | M1AGL1000 |
| QN48               | –                   | C, I   | –                 | –      | –        | –      | –        | –         |
| QN68               | C, I                | –      | –                 | –      | –        | –      | –        | –         |
| UC81               | –                   | C, I   | –                 | –      | –        | –      | –        | –         |
| CS81               | –                   | C, I   | –                 | –      | –        | –      | –        | –         |
| CS121              | –                   | –      | C, I              | C, I   | –        | –      | –        | –         |
| VQ100              | –                   | C, I   | C, I              | C, I   | C, I     | –      | –        | –         |
| QN132 <sup>2</sup> | –                   | C, I   | C, I <sup>2</sup> | C, I   | –        | –      | –        | –         |
| CS196              | –                   | –      | –                 | C, I   | C, I     | C, I   | –        | –         |
| FG144              | –                   | –      | –                 | C, I   | C, I     | C, I   | C, I     | C, I      |
| FG256              | –                   | –      | –                 | –      | –        | C, I   | C, I     | C, I      |
| CS281              | –                   | –      | –                 | –      | –        | –      | C, I     | C, I      |
| FG484              | –                   | –      | –                 | –      | –        | C, I   | C, I     | C, I      |

Notes:

1. AGL015 is not recommended for new designs.

2. Package not available.

C = Commercial temperature range: 0°C to 85°C junction temperature.

I = Industrial temperature range: –40°C to 100°C junction temperature.

## IGLOO Device Status

| IGLOO Devices | Status                           | M1 IGLOO Devices | Status     |
|---------------|----------------------------------|------------------|------------|
| AGL015        | Not recommended for new designs. |                  |            |
| AGL030        | Production                       |                  |            |
| AGL060        | Production                       |                  |            |
| AGL125        | Production                       |                  |            |
| AGL250        | Production                       | M1AGL250         | Production |
| AGL400        | Production                       |                  |            |
| AGL600        | Production                       | M1AGL600         | Production |
| AGL1000       | Production                       | M1AGL1000        | Production |

References made to IGLOO devices also apply to ARM-enabled IGLOOe devices. The ARM-enabled part numbers start with M1 (Cortex-M1).

Contact your local Microsemi SoC Products Group representative for device availability:  
[www.microsemi.com/soc/contact/default.aspx](http://www.microsemi.com/soc/contact/default.aspx).

### AGL015 and AGL030

The AGL015 and AGL030 are architecturally compatible; there are no RAM or PLL features.

## Devices Not Recommended For New Designs

AGL015 is not recommended for new designs.

---

# 1 – IGLOO Device Family Overview

---

## General Description

The IGLOO family of flash FPGAs, based on a 130-nm flash process, offers the lowest power FPGA, a single-chip solution, small footprint packages, reprogrammability, and an abundance of advanced features.

The Flash\*Freeze technology used in IGLOO devices enables entering and exiting an ultra-low power mode that consumes as little as 5  $\mu$ W while retaining SRAM and register data. Flash\*Freeze technology simplifies power management through I/O and clock management with rapid recovery to operation mode.

The Low Power Active capability (static idle) allows for ultra-low power consumption (from 12  $\mu$ W) while the IGLOO device is completely functional in the system. This allows the IGLOO device to control system power management based on external inputs (e.g., scanning for keyboard stimulus) while consuming minimal power.

Nonvolatile flash technology gives IGLOO devices the advantage of being a secure, low power, single-chip solution that is Instant On. IGLOO is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost.

These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

IGLOO devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as well as clock conditioning circuitry based on an integrated phase-locked loop (PLL). The AGL015 and AGL030 devices have no PLL or RAM support. IGLOO devices have up to 1 million system gates, supported with up to 144 kbits of true dual-port SRAM and up to 300 user I/Os.

M1 IGLOO devices support the high-performance, 32-bit Cortex-M1 processor developed by ARM for implementation in FPGAs. Cortex-M1 is a soft processor that is fully implemented in the FPGA fabric. It has a three-stage pipeline that offers a good balance between low power consumption and speed when implemented in an M1 IGLOO device. The processor runs the ARMv6-M instruction set, has a configurable nested interrupt controller, and can be implemented with or without the debug block. Cortex-M1 is available for free from Microsemi for use in M1 IGLOO FPGAs.

The ARM-enabled devices have ordering numbers that begin with M1AGL and do not support AES decryption.

## Flash\*Freeze Technology

The IGLOO device offers unique Flash\*Freeze technology, allowing the device to enter and exit ultra-low power Flash\*Freeze mode. IGLOO devices do not need additional components to turn off I/Os or clocks while retaining the design information, SRAM content, and registers. Flash\*Freeze technology is combined with in-system programmability, which enables users to quickly and easily upgrade and update their designs in the final stages of manufacturing or in the field. The ability of IGLOO V2 devices to support a wide range of core voltage (1.2 V to 1.5 V) allows further reduction in power consumption, thus achieving the lowest total system power.

When the IGLOO device enters Flash\*Freeze mode, the device automatically shuts off the clocks and inputs to the FPGA core; when the device exits Flash\*Freeze mode, all activity resumes and data is retained.

The availability of low power modes, combined with reprogrammability, a single-chip and single-voltage solution, and availability of small-footprint, high pin-count packages, make IGLOO devices the best fit for portable electronics.

**Table 2-17 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings<sup>1</sup>**  
**Applicable to Standard Plus I/O Banks**

|                                      | C <sub>LOAD</sub> (pF) | VCCI (V) | Static Power<br>PDC7 (mW) <sup>2</sup> | Dynamic Power<br>PAC10 (μW/MHz) <sup>3</sup> |
|--------------------------------------|------------------------|----------|--|--|
| <b>Single-Ended</b>                  |                        |          |  |  |
| 3.3 V LVTTTL / 3.3 V LVCMOS          | 5                      | 3.3      | –                                      | 122.16                                       |
| 3.3 V LVCMOS Wide Range <sup>4</sup> | 5                      | 3.3      | –                                      | 122.16                                       |
| 2.5 V LVCMOS                         | 5                      | 2.5      | –                                      | 68.37  |
| 1.8 V LVCMOS                         | 5                      | 1.8      | –                                      | 34.53  |
| 1.5 V LVCMOS (JESD8-11)              | 5                      | 1.5      | –                                      | 23.66  |
| 1.2 V LVCMOS <sup>5</sup>            | 5                      | 1.2      | –                                      | 14.90  |
| 1.2 V LVCMOS Wide Range <sup>5</sup> | 5                      | 1.2      | –                                      | 14.90  |
| 3.3 V PCI                            | 10                     | 3.3      | –                                      | 181.06                                       |
| 3.3 V PCI-X                          | 10                     | 3.3      | –                                      | 181.06                                       |

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. P<sub>DC7</sub> is the static power (where applicable) measured on VCCI.
3. P<sub>AC10</sub> is the total dynamic power measured on VCCI.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
5. Applicable for IGLOO V2 devices only.

**Table 2-18 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings<sup>1</sup>**  
**Applicable to Standard I/O Banks**

|                                      | C <sub>LOAD</sub> (pF) | VCCI (V) | Static Power<br>PDC7 (mW) <sup>2</sup> | Dynamic Power<br>PAC10 (μW/MHz) <sup>3</sup> |
|--------------------------------------|------------------------|----------|--|--|
| <b>Single-Ended</b>                  |                        |          |  |  |
| 3.3 V LVTTTL / 3.3 V LVCMOS          | 5                      | 3.3      | –                                      | 104.38                                       |
| 3.3 V LVCMOS Wide Range <sup>4</sup> | 5                      | 3.3      | –                                      | 104.38                                       |
| 2.5 V LVCMOS                         | 5                      | 2.5      | –                                      | 59.86  |
| 1.8 V LVCMOS                         | 5                      | 1.8      | –                                      | 31.26  |
| 1.5 V LVCMOS (JESD8-11)              | 5                      | 1.5      | –                                      | 21.96  |
| 1.2 V LVCMOS <sup>5</sup>            | 5                      | 1.2      | –                                      | 13.49  |
| 1.2 V LVCMOS Wide Range <sup>5</sup> | 5                      | 1.2      | –                                      | 13.49  |

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC7 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCCI.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
5. Applicable for IGLOO V2 devices only.

**Table 2-28 • Summary of Maximum and Minimum DC Input Levels  
Applicable to Commercial and Industrial Conditions**

| DC I/O Standards                     | Commercial <sup>1</sup> |                  | Industrial <sup>2</sup> |                  |
|--------------------------------------|-------------------------|------------------|-------------------------|------------------|
|                                      | IIL <sup>4</sup>        | IIH <sup>5</sup> | IIL <sup>4</sup>        | IIH <sup>5</sup> |
|                                      | μA                      | μA               | μA                      | μA               |
| 3.3 V LVTTTL / 3.3 V LVCMOS          | 10                      | 10               | 15                      | 15               |
| 3.3 V LVCMOS Wide Range              | 10                      | 10               | 15                      | 15               |
| 2.5 V LVCMOS                         | 10                      | 10               | 15                      | 15               |
| 1.8 V LVCMOS                         | 10                      | 10               | 15                      | 15               |
| 1.5 V LVCMOS                         | 10                      | 10               | 15                      | 15               |
| 1.2 V LVCMOS <sup>3</sup>            | 10                      | 10               | 15                      | 15               |
| 1.2 V LVCMOS Wide Range <sup>3</sup> | 10                      | 10               | 15                      | 15               |
| 3.3 V PCI                            | 10                      | 10               | 15                      | 15               |
| 3.3 V PCI-X                          | 10                      | 10               | 15                      | 15               |

Notes:

1. Commercial range ( $0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$ )
2. Industrial range ( $-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$ )
3. Applicable to V2 Devices operating at  $V_{CCI} \geq V_{CC}$ .
4. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
5. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges

**Table 2-31 • Summary of I/O Timing Characteristics—Software Default Settings, Std. Speed Grade, Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$ , Worst-Case  $V_{CCI}$  (per standard)**  
**Applicable to Advanced I/O Banks**

| I/O Standard                         | Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> (mA) | Slew Rate | Capacitive Load (pF) | External Resistor ( $\Omega$ ) | $t_{DOUT}$ (ns) | $t_{DP}$ (ns) | $t_{DIN}$ (ns) | $t_{PY}$ (ns) | $t_{EOUT}$ (ns) | $t_{ZL}$ (ns) | $t_{ZH}$ (ns) | $t_{LZ}$ (ns) | $t_{HZ}$ (ns) | $t_{ZLS}$ (ns) | $t_{ZHS}$ (ns) | Units |
|--------------------------------------|-------------------|---|-----------|----------------------|--------------------------------|-----------------|---------------|----------------|---------------|-----------------|---------------|---------------|---------------|---------------|----------------|----------------|-------|
| 3.3 V LVTTTL / 3.3 V LVCMOS          | 12 mA             | 12  | High      | 5                    | –                              | 0.97            | 2.09          | 0.18           | 0.85          | 0.66            | 2.14          | 1.68          | 2.67          | 3.05          | 5.73           | 5.27           | ns    |
| 3.3 V LVCMOS Wide Range <sup>2</sup> | 100 $\mu\text{A}$ | 12  | High      | 5                    | –                              | 0.97            | 2.93          | 0.18           | 1.19          | 0.66            | 2.95          | 2.27          | 3.81          | 4.30          | 6.54           | 5.87           | ns    |
| 2.5 V LVCMOS                         | 12 mA             | 12  | High      | 5                    | –                              | 0.97            | 2.09          | 0.18           | 1.08          | 0.66            | 2.14          | 1.83          | 2.73          | 2.93          | 5.73           | 5.43           | ns    |
| 1.8 V LVCMOS                         | 12 mA             | 12  | High      | 5                    | –                              | 0.97            | 2.24          | 0.18           | 1.01          | 0.66            | 2.29          | 2.00          | 3.02          | 3.40          | 5.88           | 5.60           | ns    |
| 1.5 V LVCMOS                         | 12 mA             | 12  | High      | 5                    | –                              | 0.97            | 2.50          | 0.18           | 1.17          | 0.66            | 2.56          | 2.27          | 3.21          | 3.48          | 6.15           | 5.86           | ns    |
| 3.3 V PCI                            | Per PCI spec      | –   | High      | 10                   | 25 <sup>2</sup>                | 0.97            | 2.32          | 0.18           | 0.74          | 0.66            | 2.37          | 1.78          | 2.67          | 3.05          | 5.96           | 5.38           | ns    |
| 3.3 V PCI-X                          | Per PCI-X spec    | –   | High      | 10                   | 25 <sup>2</sup>                | 0.97            | 2.32          | 0.19           | 0.70          | 0.66            | 2.37          | 1.78          | 2.67          | 3.05          | 5.96           | 5.38           | ns    |
| LVDS                                 | 24 mA             | –   | High      | –                    | –                              | 0.97            | 1.74          | 0.19           | 1.35          | –               | –             | –             | –             | –             | –              | –              | ns    |
| LVPECL                               | 24 mA             | –   | High      | –                    | –                              | 0.97            | 1.68          | 0.19           | 1.16          | –               | –             | –             | –             | –             | –              | –              | ns    |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
3. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-12 on page 2-79 for connectivity. This resistor is not required during normal operation.
4. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

## Timing Characteristics

Applies to 1.5 V DC Core Voltage

**Table 2-67 • 3.3 V LVC MOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V**  
**Applicable to Advanced Banks**

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------------|--|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 100 $\mu\text{A}$ | 2 mA   | Std.        | 0.97              | 6.61            | 0.18             | 1.19            | 0.66              | 6.63            | 5.63            | 3.15            | 2.98            | 10.22            | 9.23             | ns    |
| 100 $\mu\text{A}$ | 4 mA   | Std.        | 0.97              | 6.61            | 0.18             | 1.19            | 0.66              | 6.63            | 5.63            | 3.15            | 2.98            | 10.22            | 9.23             | ns    |
| 100 $\mu\text{A}$ | 6 mA   | Std.        | 0.97              | 5.49            | 0.18             | 1.19            | 0.66              | 5.51            | 4.84            | 3.54            | 3.66            | 9.10             | 8.44             | ns    |
| 100 $\mu\text{A}$ | 8 mA   | Std.        | 0.97              | 5.49            | 0.18             | 1.19            | 0.66              | 5.51            | 4.84            | 3.54            | 3.66            | 9.10             | 8.44             | ns    |
| 100 $\mu\text{A}$ | 12 mA  | Std.        | 0.97              | 4.69            | 0.18             | 1.19            | 0.66              | 4.71            | 4.25            | 3.80            | 4.10            | 8.31             | 7.85             | ns    |
| 100 $\mu\text{A}$ | 16 mA  | Std.        | 0.97              | 4.46            | 0.18             | 1.19            | 0.66              | 4.48            | 4.11            | 3.86            | 4.21            | 8.07             | 7.71             | ns    |
| 100 $\mu\text{A}$ | 24 mA  | Std.        | 0.97              | 4.34            | 0.18             | 1.19            | 0.66              | 4.36            | 4.14            | 3.93            | 4.64            | 7.95             | 7.74             | ns    |

Notes:

1. The minimum drive strength for any LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu\text{A}$ . Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-68 • 3.3 V LVC MOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V**  
**Applicable to Advanced Banks**

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>ZHS</sub> | Units |
|-------------------|--|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 100 $\mu\text{A}$ | 2 mA   | Std.        | 0.97              | 3.92            | 0.18             | 1.19            | 0.66              | 3.94            | 3.10            | 3.16            | 3.17            | 7.54             | 6.70             | ns    |
| 100 $\mu\text{A}$ | 4 mA   | Std.        | 0.97              | 3.92            | 0.18             | 1.19            | 0.66              | 3.94            | 3.10            | 3.16            | 3.17            | 7.54             | 6.70             | ns    |
| 100 $\mu\text{A}$ | 6 mA   | Std.        | 0.97              | 3.28            | 0.18             | 1.19            | 0.66              | 3.30            | 2.54            | 3.54            | 3.86            | 6.90             | 6.14             | ns    |
| 100 $\mu\text{A}$ | 8 mA   | Std.        | 0.97              | 3.28            | 0.18             | 1.19            | 0.66              | 3.30            | 2.54            | 3.54            | 3.86            | 6.90             | 6.14             | ns    |
| 100 $\mu\text{A}$ | 12 mA  | Std.        | 0.97              | 2.93            | 0.18             | 1.19            | 0.66              | 2.95            | 2.27            | 3.81            | 4.30            | 6.54             | 5.87             | ns    |
| 100 $\mu\text{A}$ | 16 mA  | Std.        | 0.97              | 2.87            | 0.18             | 1.19            | 0.66              | 2.89            | 2.22            | 3.86            | 4.41            | 6.49             | 5.82             | ns    |
| 100 $\mu\text{A}$ | 24 mA  | Std.        | 0.97              | 2.90            | 0.18             | 1.19            | 0.66              | 2.92            | 2.16            | 3.94            | 4.86            | 6.51             | 5.75             | ns    |

Notes:


1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
2. Software default selection highlighted in gray.
3. The minimum drive strength for any LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu\text{A}$ . Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

**Table 2-81 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Standard I/O Banks

| 2.5 V<br>LVCMOS   | VIL       |           | VIH       |           | VOL       | VOH       | IOL | IOH | IOSH                    | IOSL                    | IIL <sup>1</sup> | IIH <sup>2</sup> |
|-------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----|-----|-------------------------|-------------------------|------------------|------------------|
| Drive<br>Strength | Min.<br>V | Max.<br>V | Min.<br>V | Max.<br>V | Max.<br>V | Min.<br>V | mA  | mA  | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 2 mA              | −0.3      | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 2   | 2   | 16                      | 18                      | 10               | 10               |
| 4 mA              | −0.3      | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 4   | 4   | 16                      | 18                      | 10               | 10               |
| 6 mA              | −0.3      | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 6   | 6   | 32                      | 37                      | 10               | 10               |
| 8 mA              | −0.3      | 0.7       | 1.7       | 3.6       | 0.7       | 1.7       | 8   | 8   | 32                      | 37                      | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

**Figure 2-8 • AC Loading****Table 2-82 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|------------------------|
| 0             | 2.5            | 1.2                  | 5                      |

Note: \*Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.



**Table 2-119 • 1.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | Std.        | 0.97       | 5.88     | 0.18      | 1.14     | 0.66       | 6.00     | 5.45     | 2.00     | 1.94     | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-120 • 1.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | Std.        | 0.97       | 2.51     | 0.18      | 1.14     | 0.66       | 2.56     | 2.21     | 1.99     | 2.03     | ns    |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

### 1.2 V DC Core Voltage

**Table 2-121 • 1.5 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 7.17     | 0.26      | 1.27     | 1.10       | 7.29     | 6.60     | 3.33     | 3.03     | 13.07     | 12.39     | ns    |
| 4 mA           | Std.        | 1.55       | 6.27     | 0.26      | 1.27     | 1.10       | 6.37     | 5.86     | 3.61     | 3.51     | 12.16     | 11.64     | ns    |
| 6 mA           | Std.        | 1.55       | 5.94     | 0.26      | 1.27     | 1.10       | 6.04     | 5.70     | 3.67     | 3.64     | 11.82     | 11.48     | ns    |
| 8 mA           | Std.        | 1.55       | 5.86     | 0.26      | 1.27     | 1.10       | 5.96     | 5.71     | 2.83     | 4.11     | 11.74     | 11.50     | ns    |
| 12 mA          | Std.        | 1.55       | 5.86     | 0.26      | 1.27     | 1.10       | 5.96     | 5.71     | 2.83     | 4.11     | 11.74     | 11.50     | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-122 • 1.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 3.44     | 0.26      | 1.27     | 1.10       | 3.49     | 3.35     | 3.32     | 3.12     | 9.28      | 9.14      | ns    |
| 4 mA           | Std.        | 1.55       | 3.06     | 0.26      | 1.27     | 1.10       | 3.10     | 2.89     | 3.60     | 3.61     | 8.89      | 8.67      | ns    |
| 6 mA           | Std.        | 1.55       | 2.98     | 0.26      | 1.27     | 1.10       | 3.02     | 2.80     | 3.66     | 3.74     | 8.81      | 8.58      | ns    |
| 8 mA           | Std.        | 1.55       | 2.96     | 0.26      | 1.27     | 1.10       | 3.00     | 2.70     | 3.75     | 4.23     | 8.78      | 8.48      | ns    |
| 12 mA          | Std.        | 1.55       | 2.96     | 0.26      | 1.27     | 1.10       | 3.00     | 2.70     | 3.75     | 4.23     | 8.78      | 8.48      | ns    |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Timing Characteristics****1.5 V DC Core Voltage****Table 2-159 • Output Data Register Propagation Delays****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$** 


| Parameter            | Description  | Std. | Units |
|----------------------|--|------|-------|
| $t_{\text{CLKQ}}$    | Clock-to-Q of the Output Data Register                               | 1.00 | ns    |
| $t_{\text{OSUD}}$    | Data Setup Time for the Output Data Register                         | 0.51 | ns    |
| $t_{\text{OHD}}$     | Data Hold Time for the Output Data Register                          | 0.00 | ns    |
| $t_{\text{OSUE}}$    | Enable Setup Time for the Output Data Register                       | 0.70 | ns    |
| $t_{\text{OHE}}$     | Enable Hold Time for the Output Data Register                        | 0.00 | ns    |
| $t_{\text{OCLR2Q}}$  | Asynchronous Clear-to-Q of the Output Data Register                  | 1.34 | ns    |
| $t_{\text{OPRE2Q}}$  | Asynchronous Preset-to-Q of the Output Data Register                 | 1.34 | ns    |
| $t_{\text{OREMCLR}}$ | Asynchronous Clear Removal Time for the Output Data Register         | 0.00 | ns    |
| $t_{\text{ORECCLR}}$ | Asynchronous Clear Recovery Time for the Output Data Register        | 0.24 | ns    |
| $t_{\text{OREMPRE}}$ | Asynchronous Preset Removal Time for the Output Data Register        | 0.00 | ns    |
| $t_{\text{ORECPRE}}$ | Asynchronous Preset Recovery Time for the Output Data Register       | 0.24 | ns    |
| $t_{\text{OWCLR}}$   | Asynchronous Clear Minimum Pulse Width for the Output Data Register  | 0.19 | ns    |
| $t_{\text{OWPRE}}$   | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.19 | ns    |
| $t_{\text{OCKMPWH}}$ | Clock Minimum Pulse Width High for the Output Data Register          | 0.31 | ns    |
| $t_{\text{OCKMPWL}}$ | Clock Minimum Pulse Width Low for the Output Data Register           | 0.28 | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**1.2 V DC Core Voltage****Table 2-160 • Output Data Register Propagation Delays****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$** 

| Parameter            | Description  | Std. | Units |
|----------------------|--|------|-------|
| $t_{\text{CLKQ}}$    | Clock-to-Q of the Output Data Register                               | 1.52 | ns    |
| $t_{\text{OSUD}}$    | Data Setup Time for the Output Data Register                         | 1.15 | ns    |
| $t_{\text{OHD}}$     | Data Hold Time for the Output Data Register                          | 0.00 | ns    |
| $t_{\text{OSUE}}$    | Enable Setup Time for the Output Data Register                       | 1.11 | ns    |
| $t_{\text{OHE}}$     | Enable Hold Time for the Output Data Register                        | 0.00 | ns    |
| $t_{\text{OCLR2Q}}$  | Asynchronous Clear-to-Q of the Output Data Register                  | 1.96 | ns    |
| $t_{\text{OPRE2Q}}$  | Asynchronous Preset-to-Q of the Output Data Register                 | 1.96 | ns    |
| $t_{\text{OREMCLR}}$ | Asynchronous Clear Removal Time for the Output Data Register         | 0.00 | ns    |
| $t_{\text{ORECCLR}}$ | Asynchronous Clear Recovery Time for the Output Data Register        | 0.24 | ns    |
| $t_{\text{OREMPRE}}$ | Asynchronous Preset Removal Time for the Output Data Register        | 0.00 | ns    |
| $t_{\text{ORECPRE}}$ | Asynchronous Preset Recovery Time for the Output Data Register       | 0.24 | ns    |
| $t_{\text{OWCLR}}$   | Asynchronous Clear Minimum Pulse Width for the Output Data Register  | 0.19 | ns    |
| $t_{\text{OWPRE}}$   | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.19 | ns    |
| $t_{\text{OCKMPWH}}$ | Clock Minimum Pulse Width High for the Output Data Register          | 0.31 | ns    |
| $t_{\text{OCKMPWL}}$ | Clock Minimum Pulse Width Low for the Output Data Register           | 0.28 | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.



**Figure 2-28 • Timing Model and Waveforms**

### Timing Characteristics

1.5 V DC Core Voltage

**Table 2-171 • Register Delays**


Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter    | Description   | Std. | Units |
|--------------|---|------|-------|
| $t_{CLKQ}$   | Clock-to-Q of the Core Register                               | 0.89 | ns    |
| $t_{SUD}$    | Data Setup Time for the Core Register                         | 0.81 | ns    |
| $t_{HD}$     | Data Hold Time for the Core Register                          | 0.00 | ns    |
| $t_{SUE}$    | Enable Setup Time for the Core Register                       | 0.73 | ns    |
| $t_{HE}$     | Enable Hold Time for the Core Register                        | 0.00 | ns    |
| $t_{CLR2Q}$  | Asynchronous Clear-to-Q of the Core Register                  | 0.60 | ns    |
| $t_{PRE2Q}$  | Asynchronous Preset-to-Q of the Core Register                 | 0.62 | ns    |
| $t_{REMCLR}$ | Asynchronous Clear Removal Time for the Core Register         | 0.00 | ns    |
| $t_{RECCLR}$ | Asynchronous Clear Recovery Time for the Core Register        | 0.24 | ns    |
| $t_{REMPRE}$ | Asynchronous Preset Removal Time for the Core Register        | 0.00 | ns    |
| $t_{RECPRE}$ | Asynchronous Preset Recovery Time for the Core Register       | 0.23 | ns    |
| $t_{WCLR}$   | Asynchronous Clear Minimum Pulse Width for the Core Register  | 0.30 | ns    |
| $t_{WPRE}$   | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.30 | ns    |
| $t_{CKMPWH}$ | Clock Minimum Pulse Width High for the Core Register          | 0.56 | ns    |
| $t_{CKMPWL}$ | Clock Minimum Pulse Width Low for the Core Register           | 0.56 | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

## CS121

---



*Note:* This is the bottom view of the package.


---

### **Note**

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

## QN48

---




*Notes:*

1. This is the bottom view of the package.
  2. The die attach paddle center of the package is tied to ground (GND).
- 

### **Note**

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

## FG144



*Note:* This is the bottom view of the package.

### **Note**

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

| <b>FG144</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>AGL600 Function</b> |
| K1                | GEB0/IO145NDB3         |
| K2                | GEA1/IO144PDB3         |
| K3                | GEA0/IO144NDB3         |
| K4                | GEA2/IO143RSB2         |
| K5                | IO119RSB2              |
| K6                | IO111RSB2              |
| K7                | GND                    |
| K8                | IO94RSB2               |
| K9                | GDC2/IO91RSB2          |
| K10               | GND                    |
| K11               | GDA0/IO88NDB1          |
| K12               | GDB0/IO87NDB1          |
| L1                | GND                    |
| L2                | VMV3                   |
| L3                | FF/GEB2/IO142RSB2      |
| L4                | IO136RSB2              |
| L5                | VCCIB2                 |
| L6                | IO115RSB2              |
| L7                | IO103RSB2              |
| L8                | IO97RSB2               |
| L9                | TMS                    |
| L10               | VJTAG                  |
| L11               | VMV2                   |
| L12               | TRST                   |
| M1                | GNDQ                   |
| M2                | GEC2/IO141RSB2         |
| M3                | IO138RSB2              |
| M4                | IO123RSB2              |
| M5                | IO126RSB2              |
| M6                | IO134RSB2              |
| M7                | IO108RSB2              |
| M8                | IO99RSB2               |
| M9                | TDI                    |
| M10               | VCCIB2                 |
| M11               | VPUMP                  |
| M12               | GNDQ                   |

| <b>FG484</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>AGL400 Function</b> |
| V15               | IO85RSB2               |
| V16               | GDB2/IO81RSB2          |
| V17               | TDI                    |
| V18               | NC                     |
| V19               | TDO                    |
| V20               | GND                    |
| V21               | NC                     |
| V22               | NC                     |
| W1                | NC                     |
| W2                | NC                     |
| W3                | NC                     |
| W4                | GND                    |
| W5                | IO126RSB2              |
| W6                | FF/GEB2/IO133RSB2      |
| W7                | IO124RSB2              |
| W8                | IO116RSB2              |
| W9                | IO113RSB2              |
| W10               | IO107RSB2              |
| W11               | IO105RSB2              |
| W12               | IO102RSB2              |
| W13               | IO97RSB2               |
| W14               | IO92RSB2               |
| W15               | GDC2/IO82RSB2          |
| W16               | IO86RSB2               |
| W17               | GDA2/IO80RSB2          |
| W18               | TMS                    |
| W19               | GND                    |
| W20               | NC                     |
| W21               | NC                     |
| W22               | NC                     |
| Y1                | VCCIB3                 |
| Y2                | NC                     |
| Y3                | NC                     |
| Y4                | NC                     |
| Y5                | GND                    |
| Y6                | NC                     |



| FG484      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| AA15       | NC               |
| AA16       | IO122RSB2        |
| AA17       | IO119RSB2        |
| AA18       | IO117RSB2        |
| AA19       | NC               |
| AA20       | NC               |
| AA21       | VCCIB1           |
| AA22       | GND              |
| AB1        | GND              |
| AB2        | GND              |
| AB3        | VCCIB2           |
| AB4        | IO180RSB2        |
| AB5        | IO176RSB2        |
| AB6        | IO173RSB2        |
| AB7        | IO167RSB2        |
| AB8        | IO162RSB2        |
| AB9        | IO156RSB2        |
| AB10       | IO150RSB2        |
| AB11       | IO145RSB2        |
| AB12       | IO144RSB2        |
| AB13       | IO132RSB2        |
| AB14       | IO127RSB2        |
| AB15       | IO126RSB2        |
| AB16       | IO123RSB2        |
| AB17       | IO121RSB2        |
| AB18       | IO118RSB2        |
| AB19       | NC               |
| AB20       | VCCIB2           |
| AB21       | GND              |
| AB22       | GND              |
| B1         | GND              |
| B2         | VCCIB3           |
| B3         | NC               |
| B4         | IO06RSB0         |
| B5         | IO08RSB0         |
| B6         | IO12RSB0         |

| <b>FG484</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>AGL1000 Function</b> |
| G5                | IO222PDB3               |
| G6                | GAC2/IO223PDB3          |
| G7                | IO223NDB3               |
| G8                | GNDQ                    |
| G9                | IO23RSB0                |
| G10               | IO29RSB0                |
| G11               | IO33RSB0                |
| G12               | IO46RSB0                |
| G13               | IO52RSB0                |
| G14               | IO60RSB0                |
| G15               | GNDQ                    |
| G16               | IO80NDB1                |
| G17               | GBB2/IO79PDB1           |
| G18               | IO79NDB1                |
| G19               | IO82NPB1                |
| G20               | IO85PDB1                |
| G21               | IO85NDB1                |
| G22               | NC                      |
| H1                | NC                      |
| H2                | NC                      |
| H3                | VCC                     |
| H4                | IO217PDB3               |
| H5                | IO218PDB3               |
| H6                | IO221NDB3               |
| H7                | IO221PDB3               |
| H8                | VMV0                    |
| H9                | VCCIB0                  |
| H10               | VCCIB0                  |
| H11               | IO38RSB0                |
| H12               | IO47RSB0                |
| H13               | VCCIB0                  |
| H14               | VCCIB0                  |
| H15               | VMV1                    |
| H16               | GBC2/IO80PDB1           |
| H17               | IO83PPB1                |
| H18               | IO86PPB1                |

| <b>FG484</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>AGL1000 Function</b> |
| R9                | VCCIB2                  |
| R10               | VCCIB2                  |
| R11               | IO147RSB2               |
| R12               | IO136RSB2               |
| R13               | VCCIB2                  |
| R14               | VCCIB2                  |
| R15               | VMV2                    |
| R16               | IO110NDB1               |
| R17               | GDB1/IO112PPB1          |
| R18               | GDC1/IO111PDB1          |
| R19               | IO107NDB1               |
| R20               | VCC                     |
| R21               | IO104NDB1               |
| R22               | IO105PDB1               |
| T1                | IO198PDB3               |
| T2                | IO198NDB3               |
| T3                | NC                      |
| T4                | IO194PPB3               |
| T5                | IO192PPB3               |
| T6                | GEC1/IO190PPB3          |
| T7                | IO192NPB3               |
| T8                | GNDQ                    |
| T9                | GEA2/IO187RSB2          |
| T10               | IO161RSB2               |
| T11               | IO155RSB2               |
| T12               | IO141RSB2               |
| T13               | IO129RSB2               |
| T14               | IO124RSB2               |
| T15               | GNDQ                    |
| T16               | IO110PDB1               |
| T17               | VJTAG                   |
| T18               | GDC0/IO111NDB1          |
| T19               | GDA1/IO113PDB1          |
| T20               | NC                      |
| T21               | IO108PDB1               |
| T22               | IO105NDB1               |

| Revision / Version                                  | Changes  | Page            |
|---|--|-----------------|
| <b>Revision 18 (Nov 2009)</b>                       | The version changed to v2.0 for IGLOO datasheet chapters, indicating the datasheet contains information based on final characterization. Please review the datasheet carefully as most tables were updated with new data.  | N/A             |
| <b>Revision 17 (Sep 2009)</b><br>Product Brief v1.6 | The "Reprogrammable Flash Technology" section was modified to add "250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System Performance."  | I               |
|   | "IGLOO Ordering Information" was revised to note that halogen-free packages are available with RoHS-compliant packaging.   | III             |
|   | Table 1-1 • I/O Standards Supported is new.  | 1-7             |
|   | The definitions of hot-swap and cold-sparing were added to the "I/Os with Advanced I/O Standards" section.   | 1-7             |
| <b>Revision 16 (Apr 2009)</b><br>Product Brief v1.5 | M1AGL400 is no longer offered and was removed from the "IGLOO Devices" product table, "IGLOO Ordering Information", and "Temperature Grade Offerings".   | I, III, IV      |
|   | The –F speed grade is no longer offered for IGLOO devices. The speed grade column and note regarding –F speed grade were removed from "IGLOO Ordering Information". The "Speed Grade and Temperature Grade Matrix" section was removed.  | III, IV         |
|   | This datasheet now has fully characterized data and has moved from being Advance to a Production version. The version number changed from Advance v0.5 to v2.0.<br>Please review the datasheet carefully as most tables were updated with new data.  | N/A             |
| DC and Switching Characteristics<br>Advance v0.6    | 3.3 V LVCMOS and 1.2 V LVCMOS Wide Range support was added to the datasheet. This affects all tables that contained 3.3 V LVCMOS and 1.2 V LVCMOS data.  |                 |
|   | $I_{IL}$ and $I_{IH}$ input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables.  | N/A             |
|   | –F was removed from the datasheet. The speed grade is no longer supported.   | N/A             |
|   | The notes in Table 2-2 • Recommended Operating Conditions 1 were updated.  | 2-2             |
|   | Table 2-4 • Overshoot and Undershoot Limits 1 was updated.   | 2-3             |
|   | Table 2-5 • Package Thermal Resistivities was updated.   | 2-6             |
|   | Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $T_J = 70^\circ\text{C}$ , $V_{CC} = 1.425\text{ V}$ ) and Table 2-7 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $T_J = 70^\circ\text{C}$ , $V_{CC} = 1.14\text{ V}$ ) were updated. | 2-7             |
|   | In Table 2-191 • RAM4K9 and Table 2-193 • RAM4K9, the following specifications were removed:<br>$t_{WRO}$<br>$t_{CCKH}$  | 2-122 and 2-124 |
|   | In Table 2-192 • RAM512X18 and Table 2-194 • RAM512X18, the following specifications were removed:<br>$t_{WRO}$<br>$t_{CCKH}$  | 2-123 and 2-125 |
| <b>Revision 15 (Feb 2009)</b><br>Packaging v1.9     | The "QN132" pin table for the AGL060 device is new.  | 4-31            |

| Revision / Version  | Changes   | Page         |
|---|---|--------------|
| <b>Revision 14 (Feb 2009)</b><br>Product Brief v1.4   | The "Advanced I/O" section was revised to include two bullets regarding wide range power supply voltage support.  | I            |
|   | 3.0 V wide range was added to the list of supported voltages in the "I/Os with Advanced I/O Standards" section. The "Wide Range I/O Support" section is new.  | 1-8          |
| <b>Revision 13 (Jan 2009)</b><br>Packaging v1.8   | The "CS121" pin table was revised to add a note regarding pins F1 and G1.   | 4-7          |
| <b>Revision 12 (Dec 2008)</b><br>Product Brief v1.3<br><br>Packaging v1.7   | QN48 and QN68 were added to the AGL030 for the following tables:<br>"IGLOO Devices" Product Family Table<br>"IGLOO Ordering Information"<br>"Temperature Grade Offerings"   | N/A          |
|   | QN132 is fully supported by AGL125 so footnote 3 was removed.   |              |
|   | The "QN48" pin diagram and pin table are new.   | 4-24         |
|   | The "QN68" pin table for AGL030 is new.   | 4-26         |
|   |   |              |
| <b>Revision 12 (Dec 2008)</b>   | The AGL600 Function for pin K15 in the "FG484" table was changed to VCCIB1.   | 4-78         |
| <b>Revision 11 (Oct 2008)</b><br>Product Brief v1.2<br><br>DC and Switching Characteristics<br>Advance v0.5<br><br>Packaging v1.6 | This document was updated to include AGL400 device information. The following sections were updated:<br>"IGLOO Devices" Product Family Table<br>"IGLOO Ordering Information"<br>"Temperature Grade Offerings"<br>Figure 1-2 • IGLOO Device Architecture Overview with Four I/O Banks (AGL250, AGL600, AGL400, and AGL1000)                                    | N/A          |
|   | The tables in the "Quiescent Supply Current" section were updated with values for AGL400. In addition, the title was updated to include:<br>(VCC = VJTAG = VPP = 0 V).  | 2-7          |
|   | The tables in the "Power Consumption of Various Internal Resources" section were updated with values for AGL400.  | 2-13         |
|   | Table 2-178 • AGL400 Global Resource is new.  | 2-109        |
|   | The "CS196" table for the AGL400 device is new.   | 4-14         |
|   | The "FG144" table for the AGL400 device is new.   | 4-47         |
|   | The "FG256" table for the AGL400 device is new.   | 4-54         |
|   | The "FG484" table for the AGL400 device is new.   | 4-64         |
|   |   |              |
| <b>Revision 10 (Aug 2008)</b><br><br>DC and Switching Characteristics<br>Advance v0.4   | 3.0 V LVCMOS wide range support data was added to Table 2-2 • Recommended Operating Conditions 1.   | 2-2          |
|   | 3.3 V LVCMOS wide range support data was added to Table 2-25 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings to Table 2-27 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings. | 2-24 to 2-26 |
|   | 3.3 V LVCMOS wide range support data was added to Table 2-28 • Summary of Maximum and Minimum DC Input Levels.  | 2-27         |
|   | 3.3 V LVCMOS wide range support text was added to Table 2-49 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range.  | 2-39         |