




Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | 3072                                                                                                                                                            |
| Total RAM Bits                 | 36864                                                                                                                                                           |
| Number of I/O                  | 97                                                                                                                                                              |
| Number of Gates                | 125000                                                                                                                                                          |
| Voltage - Supply               | 1.14V ~ 1.575V                                                                                                                                                  |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                                                 |
| Package / Case                 | 144-LBGA                                                                                                                                                        |
| Supplier Device Package        | 144-FPBGA (13x13)                                                                                                                                               |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/agl125v2-fg144">https://www.e-xfl.com/product-detail/microchip-technology/agl125v2-fg144</a> |

## Wide Range I/O Support

IGLOO devices support JEDEC-defined wide range I/O operation. IGLOO devices support both the JESD8-B specification, covering 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

## Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User Guide* for more information.

Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
2. From the FlashPro GUI, click PDB Configuration. A FlashPoint – Programming File Generator window appears.
3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-5 on page 1-9).
5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:

1 – I/O is set to drive out logic High

0 – I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

---

## 2 – IGLOO DC and Switching Characteristics

---

### General Specifications

#### Operating Conditions

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

**Table 2-1 • Absolute Maximum Ratings**

| Symbol                        | Parameter                    | Limits <sup>1</sup>                                                                                                                                               | Units |
|-------------------------------|------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| VCC                           | DC core supply voltage       | –0.3 to 1.65                                                                                                                                                      | V     |
| VJTAG                         | JTAG DC voltage              | –0.3 to 3.75                                                                                                                                                      | V     |
| VPUMP                         | Programming voltage          | –0.3 to 3.75                                                                                                                                                      | V     |
| VCCPLL                        | Analog power supply (PLL)    | –0.3 to 1.65                                                                                                                                                      | V     |
| VCCI and VMV <sup>2</sup>     | DC I/O buffer supply voltage | –0.3 to 3.75                                                                                                                                                      | V     |
| VI                            | I/O input voltage            | –0.3 V to 3.6 V (when I/O hot insertion mode is enabled)<br>–0.3 V to (VCCI + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled) | V     |
| T <sub>STG</sub> <sup>3</sup> | Storage Temperature          | –65 to +150                                                                                                                                                       | °C    |
| T <sub>J</sub> <sup>3</sup>   | Junction Temperature         | +125                                                                                                                                                              | °C    |

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.
2. VMV pins must be connected to the corresponding VCCI pins. See the "Pin Descriptions" chapter of the IGLOO FPGA Fabric User Guide for further information.
3. For flash programming and retention, maximum limits refer to Table 2-3 on page 2-3, and for recommended operating limits, refer to Table 2-2 on page 2-2.

Ramping up (V2 devices):  $0.65\text{ V} < \text{trip\_point\_up} < 1.05\text{ V}$   
 Ramping down (V2 devices):  $0.55\text{ V} < \text{trip\_point\_down} < 0.95\text{ V}$

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

### PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLX exceed brownout activation levels (see Figure 2-1 and Figure 2-2 on page 2-5 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels ( $0.75\text{ V} \pm 0.25\text{ V}$  for V5 devices, and  $0.75\text{ V} \pm 0.2\text{ V}$  for V2 devices), the PLL output lock signal goes low and/or the output clock is lost. Refer to the Brownout Voltage section in the "Power-Up/-Down Behavior of Low Power Flash Devices" chapter of the ProASIC®3 and ProASIC3E FPGA fabric user guides for information on clock and lock recovery.

### Internal Power-Up Activation Sequence

1. Core
2. Input buffers
3. Output buffers, after 200 ns delay from input buffer activation

To make sure the transition from input buffers to output buffers is clean, ensure that there is no path longer than 100 ns from input buffer to output buffer in your design.




Figure 2-1 • V5 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

**Table 2-21 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices  
For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage**

| Parameter | Definition                                                     | Device Specific Dynamic Power<br>( $\mu\text{W}/\text{MHz}$ ) |        |        |        |        |        |        |        |
|-----------|----------------------------------------------------------------|---------------------------------------------------------------|--------|--------|--------|--------|--------|--------|--------|
|           |                                                                | AGL1000                                                       | AGL600 | AGL400 | AGL250 | AGL125 | AGL060 | AGL030 | AGL015 |
| PAC1      | Clock contribution of a Global Rib                             | 4.978                                                         | 3.982  | 3.892  | 2.854  | 2.845  | 1.751  | 0.000  | 0.000  |
| PAC2      | Clock contribution of a Global Spine                           | 2.773                                                         | 2.248  | 1.765  | 1.740  | 1.122  | 1.261  | 2.229  | 2.229  |
| PAC3      | Clock contribution of a VersaTile row                          | 0.883                                                         | 0.924  | 0.881  | 0.949  | 0.939  | 0.962  | 0.942  | 0.942  |
| PAC4      | Clock contribution of a VersaTile used as a sequential module  | 0.096                                                         | 0.095  | 0.096  | 0.095  | 0.095  | 0.096  | 0.094  | 0.094  |
| PAC5      | First contribution of a VersaTile used as a sequential module  | 0.045                                                         |        |        |        |        |        |        |        |
| PAC6      | Second contribution of a VersaTile used as a sequential module | 0.186                                                         |        |        |        |        |        |        |        |
| PAC7      | Contribution of a VersaTile used as a combinatorial module     | 0.158                                                         | 0.149  | 0.158  | 0.157  | 0.160  | 0.170  | 0.160  | 0.155  |
| PAC8      | Average contribution of a routing net                          | 0.756                                                         | 0.729  | 0.753  | 0.817  | 0.678  | 0.692  | 0.738  | 0.721  |
| PAC9      | Contribution of an I/O input pin (standard-dependent)          | See Table 2-13 on page 2-10 through Table 2-15 on page 2-11.  |        |        |        |        |        |        |        |
| PAC10     | Contribution of an I/O output pin (standard-dependent)         | See Table 2-16 on page 2-11 through Table 2-18 on page 2-12.  |        |        |        |        |        |        |        |
| PAC11     | Average contribution of a RAM block during a read operation    | 25.00                                                         |        |        |        |        |        |        |        |
| PAC12     | Average contribution of a RAM block during a write operation   | 30.00                                                         |        |        |        |        |        |        |        |
| PAC13     | Dynamic PLL contribution                                       | 2.10                                                          |        |        |        |        |        |        |        |

*Note:* For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

## Overview of I/O Performance

### Summary of I/O DC Input and Output Levels – Default I/O Software Settings

**Table 2-25 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings**  
Applicable to Advanced I/O Banks

| I/O Standard                           | Drive Strength           | Equivalent Software Default Drive Strength Option <sup>2</sup> | Slew Rate | VIL   |             | VIH         |       | VOL         | VOH         | IOL <sup>1</sup> | IOH <sup>1</sup> |
|----------------------------------------|--------------------------|----------------------------------------------------------------|-----------|-------|-------------|-------------|-------|-------------|-------------|------------------|------------------|
|                                        |                          |                                                                |           | Min.V | Max. V      | Min. V      | Max.V | Max. V      | Min. V      | mA               | mA               |
| 3.3 V LVTTTL / 3.3 V LVCMOS            | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.8         | 2           | 3.6   | 0.4         | 2.4         | 12               | 12               |
| 3.3 V LVCMOS Wide Range <sup>3</sup>   | 100 $\mu$ A              | 12 mA                                                          | High      | −0.3  | 0.8         | 2           | 3.6   | 0.2         | VCCI − 0.2  | 0.1              | 0.1              |
| 2.5 V LVCMOS                           | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.7         | 1.7         | 2.7   | 0.7         | 1.7         | 12               | 12               |
| 1.8 V LVCMOS                           | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.9   | 0.45        | VCCI − 0.45 | 12               | 12               |
| 1.5 V LVCMOS                           | 12 mA                    | 12 mA                                                          | High      | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 12               | 12               |
| 1.2 V LVCMOS <sup>4</sup>              | 2 mA                     | 2 mA                                                           | High      | −0.3  | 0.35 * VCCI | 0.65 * VCCI | 1.26  | 0.25 * VCCI | 0.75 * VCCI | 2                | 2                |
| 1.2 V LVCMOS Wide Range <sup>4,5</sup> | 100 $\mu$ A              | 2 mA                                                           | High      | −0.3  | 0.3 * VCCI  | 0.7 * VCCI  | 1.575 | 0.1         | VCCI − 0.1  | 0.1              | 0.1              |
| 3.3 V PCI                              | Per PCI specifications   |                                                                |           |       |             |             |       |             |             |                  |                  |
| 3.3 V PCI-X                            | Per PCI-X specifications |                                                                |           |       |             |             |       |             |             |                  |                  |

**Notes:**

1. Currents are measured at 85°C junction temperature.
2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100 \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
4. Applicable to V2 Devices operating at VCCI  $\geq$  VCC.
5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.

**Table 2-36 • Summary of I/O Timing Characteristics—Software Default Settings, Std. Speed Grade, Commercial-Case**  
**Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$ , Worst-Case  $V_{CCI}$  (per standard)**  
**Applicable to Standard I/O Banks**

| I/O Standard                          | Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> (mA) | Slew Rate | Capacitive Load (pF) | External Resistor ( $\Omega$ ) | $t_{\text{DOUT}}$ (ns) | $t_{\text{DP}}$ (ns) | $t_{\text{DIN}}$ (ns) | $t_{\text{PY}}$ (ns) | $t_{\text{EOUT}}$ (ns) | $t_{\text{ZL}}$ (ns) | $t_{\text{ZH}}$ (ns) | $t_{\text{LZ}}$ (ns) | $t_{\text{HZ}}$ (ns) | Units |
|---------------------------------------|-------------------|---------------------------------------------------------------------|-----------|----------------------|--------------------------------|------------------------|----------------------|-----------------------|----------------------|------------------------|----------------------|----------------------|----------------------|----------------------|-------|
| 3.3 V LVTTTL / 3.3 V LVC MOS          | 8 mA              | 8                                                                   | High      | 5                    | –                              | 1.55                   | 2.38                 | 0.26                  | 0.94                 | 1.10                   | 2.41                 | 1.92                 | 2.40                 | 2.96                 | ns    |
| 3.3 V LVC MOS Wide Range <sup>3</sup> | 100 $\mu\text{A}$ | 8                                                                   | High      | 5                    | –                              | 1.55                   | 3.33                 | 0.26                  | 1.29                 | 1.10                   | 3.33                 | 2.62                 | 3.34                 | 4.07                 | ns    |
| 2.5 V LVC MOS                         | 8 mA              | 8                                                                   | High      | 5                    | –                              | 1.55                   | 2.39                 | 0.26                  | 1.15                 | 1.10                   | 2.42                 | 2.05                 | 2.38                 | 2.80                 | ns    |
| 1.8 V LVC MOS                         | 4 mA              | 4                                                                   | High      | 5                    | –                              | 1.55                   | 2.60                 | 0.26                  | 1.08                 | 1.10                   | 2.64                 | 2.33                 | 2.38                 | 2.62                 | ns    |
| 1.5 V LVC MOS                         | 2 mA              | 2                                                                   | High      | 5                    | –                              | 1.55                   | 2.92                 | 0.26                  | 1.22                 | 1.10                   | 2.96                 | 2.60                 | 2.40                 | 2.56                 | ns    |
| 1.2 V LVC MOS                         | 1 mA              | 1                                                                   | High      | 5                    | –                              | 1.55                   | 3.59                 | 0.26                  | 1.53                 | 1.10                   | 3.47                 | 3.06                 | 2.51                 | 2.49                 | ns    |
| 1.2 V LVC MOS Wide Range <sup>3</sup> | 100 $\mu\text{A}$ | 1                                                                   | High      | 5                    | –                              | 1.55                   | 3.59                 | 0.26                  | 1.53                 | 1.10                   | 3.47                 | 3.06                 | 2.51                 | 2.49                 | ns    |

Notes:

1. The minimum drive strength for any LVC MOS 1.2 V or LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. All LVC MOS 3.3 V software macros support LVC MOS 3.3 V wide range as specified in the JESD-8B specification.
3. All LVC MOS 1.2 V software macros support LVC MOS 1.2 V wide range as specified in the JESD8-12 specification
4. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Applies to 1.2 V DC Core Voltage**

**Table 2-73 • 3.3 V LVC MOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$ , Worst-Case  $V_{CCI} = 2.7\text{ V}$**   
**Applicable to Advanced Banks**

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 $\mu\text{A}$ | 2 mA                                                           | Std.        | 1.55       | 7.52     | 0.26      | 1.32     | 1.10       | 7.52     | 6.38     | 3.84     | 4.02     | 13.31     | 12.16     | ns    |
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 1.55       | 7.52     | 0.26      | 1.32     | 1.10       | 7.52     | 6.38     | 3.84     | 4.02     | 13.31     | 12.16     | ns    |
| 100 $\mu\text{A}$ | 6 mA                                                           | Std.        | 1.55       | 6.37     | 0.26      | 1.32     | 1.10       | 6.37     | 5.57     | 4.23     | 4.73     | 12.16     | 11.35     | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 1.55       | 6.37     | 0.26      | 1.32     | 1.10       | 6.37     | 5.57     | 4.23     | 4.73     | 12.16     | 11.35     | ns    |
| 100 $\mu\text{A}$ | 12 mA                                                          | Std.        | 1.55       | 5.55     | 0.26      | 1.32     | 1.10       | 5.55     | 4.96     | 4.50     | 5.18     | 11.34     | 10.75     | ns    |
| 100 $\mu\text{A}$ | 16 mA                                                          | Std.        | 1.55       | 5.32     | 0.26      | 1.32     | 1.10       | 5.32     | 4.82     | 4.56     | 5.29     | 11.10     | 10.61     | ns    |
| 100 $\mu\text{A}$ | 24 mA                                                          | Std.        | 1.55       | 5.19     | 0.26      | 1.32     | 1.10       | 5.19     | 4.85     | 4.63     | 5.74     | 10.98     | 10.63     | ns    |

## Notes:

1. The minimum drive strength for any LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-74 • 3.3 V LVC MOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$ , Worst-Case  $V_{CCI} = 2.7$**   
**Applicable to Advanced Banks**

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 100 $\mu\text{A}$ | 2 mA                                                           | Std.        | 1.55       | 4.75     | 0.26      | 1.32     | 1.10       | 4.75     | 3.77     | 3.84     | 4.27     | 10.54     | 9.56      | ns    |
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 1.55       | 4.75     | 0.26      | 1.32     | 1.10       | 4.75     | 3.77     | 3.84     | 4.27     | 10.54     | 9.56      | ns    |
| 100 $\mu\text{A}$ | 6 mA                                                           | Std.        | 1.55       | 4.10     | 0.26      | 1.32     | 1.10       | 4.10     | 3.19     | 4.24     | 4.98     | 9.88      | 8.98      | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 1.55       | 4.10     | 0.26      | 1.32     | 1.10       | 4.10     | 3.19     | 4.24     | 4.98     | 9.88      | 8.98      | ns    |
| 100 $\mu\text{A}$ | 12 mA                                                          | Std.        | 1.55       | 3.73     | 0.26      | 1.32     | 1.10       | 3.73     | 2.91     | 4.51     | 5.43     | 9.52      | 8.69      | ns    |
| 100 $\mu\text{A}$ | 16 mA                                                          | Std.        | 1.55       | 3.67     | 0.26      | 1.32     | 1.10       | 3.67     | 2.85     | 4.57     | 5.55     | 9.46      | 8.64      | ns    |
| 100 $\mu\text{A}$ | 24 mA                                                          | Std.        | 1.55       | 3.70     | 0.26      | 1.32     | 1.10       | 3.70     | 2.79     | 4.65     | 6.01     | 9.49      | 8.58      | ns    |

## Notes:

1. The minimum drive strength for any LVC MOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
3. Software default selection highlighted in gray.



**Table 2-77 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$ , Worst-Case  $V_{CCI} = 2.7$**   
**Applicable to Standard Banks**

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 100 $\mu\text{A}$ | 2 mA                                                           | Std.        | 1.55       | 6.44     | 0.26      | 1.29     | 1.10       | 6.44     | 5.64     | 2.99     | 3.28     | ns    |
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 1.55       | 6.44     | 0.26      | 1.29     | 1.10       | 6.44     | 5.64     | 2.99     | 3.28     | ns    |
| 100 $\mu\text{A}$ | 6 mA                                                           | Std.        | 1.55       | 5.41     | 0.26      | 1.29     | 1.10       | 5.41     | 4.91     | 3.35     | 3.89     | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 1.55       | 5.41     | 0.26      | 1.29     | 1.10       | 5.41     | 4.91     | 3.35     | 3.89     | ns    |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-78 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$ , Worst-Case  $V_{CCI} = 2.7$**   
**Applicable to Standard Banks**

| Drive Strength    | Equivalent Software Default Drive Strength Option <sup>1</sup> | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|-------------------|----------------------------------------------------------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 100 $\mu\text{A}$ | 2 mA                                                           | Std.        | 1.55       | 3.89     | 0.26      | 1.29     | 1.10       | 3.89     | 3.13     | 2.99     | 3.45     | ns    |
| 100 $\mu\text{A}$ | 4 mA                                                           | Std.        | 1.55       | 3.89     | 0.26      | 1.29     | 1.10       | 3.89     | 3.13     | 2.99     | 3.45     | ns    |
| 100 $\mu\text{A}$ | 6 mA                                                           | Std.        | 1.55       | 3.33     | 0.26      | 1.29     | 1.10       | 3.33     | 2.62     | 3.34     | 4.07     | ns    |
| 100 $\mu\text{A}$ | 8 mA                                                           | Std.        | 1.55       | 3.33     | 0.26      | 1.29     | 1.10       | 3.33     | 2.62     | 3.34     | 4.07     | ns    |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is  $\pm 100\text{ }\mu\text{A}$ . Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
3. Software default selection highlighted in gray.

**Table 2-107 • 1.8 V LVC MOS Low Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V****Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 6.32     | 0.26      | 1.11     | 1.10       | 6.43     | 5.81     | 2.47     | 2.16     | 12.22     | 11.60     | ns    |
| 4 mA           | Std.        | 1.55       | 5.27     | 0.26      | 1.11     | 1.10       | 5.35     | 5.01     | 2.78     | 2.92     | 11.14     | 10.79     | ns    |
| 6 mA           | Std.        | 1.55       | 4.56     | 0.26      | 1.11     | 1.10       | 4.64     | 4.44     | 3.00     | 3.30     | 10.42     | 10.22     | ns    |
| 8 mA           | Std.        | 1.55       | 4.56     | 0.26      | 1.11     | 1.10       | 4.64     | 4.44     | 3.00     | 3.30     | 10.42     | 10.22     | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-108 • 1.8 V LVC MOS High Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V****Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 3.22     | 0.26      | 1.11     | 1.10       | 3.26     | 3.18     | 2.47     | 2.20     | 9.05      | 8.97      | ns    |
| 4 mA           | Std.        | 1.55       | 2.72     | 0.26      | 1.11     | 1.10       | 2.75     | 2.50     | 2.78     | 3.01     | 8.54      | 8.29      | ns    |
| 6 mA           | Std.        | 1.55       | 2.43     | 0.26      | 1.11     | 1.10       | 2.47     | 2.16     | 2.99     | 3.39     | 8.25      | 7.94      | ns    |
| 8 mA           | Std.        | 1.55       | 2.43     | 0.26      | 1.11     | 1.10       | 2.47     | 2.16     | 2.99     | 3.39     | 8.25      | 7.94      | ns    |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-109 • 1.8 V LVC MOS Low Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | Std.        | 1.55       | 6.13     | 0.26      | 1.08     | 1.10       | 6.24     | 5.79     | 2.08     | 1.78     | ns    |
| 4 mA           | Std.        | 1.55       | 5.17     | 0.26      | 1.08     | 1.10       | 5.26     | 4.98     | 2.38     | 2.54     | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-110 • 1.8 V LVC MOS High Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | Std.        | 3.06       | 0.26     | 1.08      | 1.10     | 3.10       | 3.01     | 2.08     | 1.83     | 3.06     | ns    |
| 4 mA           | Std.        | 2.60       | 0.26     | 1.08      | 1.10     | 2.64       | 2.33     | 2.38     | 2.62     | 2.60     | ns    |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**1.2 V DC Core Voltage****Table 2-145 • 3.3 V PCI/PCI-X**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V  
Applicable to Advanced I/O Banks

| Speed Grade | $t_{\text{DOUT}}$ | $t_{\text{DP}}$ | $t_{\text{DIN}}$ | $t_{\text{PY}}$ | $t_{\text{EOUT}}$ | $t_{\text{ZL}}$ | $t_{\text{ZH}}$ | $t_{\text{LZ}}$ | $t_{\text{HZ}}$ | $t_{\text{ZLS}}$ | $t_{\text{ZHS}}$ | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 1.55              | 2.91            | 0.25             | 0.86            | 1.10              | 2.95            | 2.29            | 3.25            | 3.93            | 8.74             | 8.08             | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-146 • 3.3 V PCI/PCI-X**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V  
Applicable to Standard Plus I/O Banks

| Speed Grade | $t_{\text{DOUT}}$ | $t_{\text{DP}}$ | $t_{\text{DIN}}$ | $t_{\text{PY}}$ | $t_{\text{EOUT}}$ | $t_{\text{ZL}}$ | $t_{\text{ZH}}$ | $t_{\text{LZ}}$ | $t_{\text{HZ}}$ | $t_{\text{ZLS}}$ | $t_{\text{ZHS}}$ | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.        | 1.55              | 2.53            | 0.25             | 0.85            | 1.10              | 2.57            | 1.98            | 2.93            | 3.64            | 8.35             | 7.76             | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Differential I/O Characteristics****Physical Implementation**

Configuration of the I/O modules as a differential pair is handled by Microsemi Designer software when the user instantiates a differential I/O macro in the design.


Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

**LVDS**

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one data bit be carried through two signal lines, so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-13. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation because the output standard specifications are different.

Along with LVDS I/O, IGLOO also supports Bus LVDS structure and Multipoint LVDS (M-LVDS) configuration (up to 40 nodes).

**Figure 2-13 • LVDS Circuit Diagram and Board-Level Implementation**

**1.2 V DC Core Voltage****Table 2-165 • Input DDR Propagation Delays****Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$** 

| Parameter               | Description                                          | Std.   | Units |
|-------------------------|------------------------------------------------------|--------|-------|
| $t_{\text{DDRICKQ1}}$   | Clock-to-Out Out_QR for Input DDR                    | 0.76   | ns    |
| $t_{\text{DDRICKQ2}}$   | Clock-to-Out Out_QF for Input DDR                    | 0.94   | ns    |
| $t_{\text{DDRISUD1}}$   | Data Setup for Input DDR (negedge)                   | 0.93   | ns    |
| $t_{\text{DDRISUD2}}$   | Data Setup for Input DDR (posedge)                   | 0.84   | ns    |
| $t_{\text{DDRILD1}}$    | Data Hold for Input DDR (negedge)                    | 0.00   | ns    |
| $t_{\text{DDRILD2}}$    | Data Hold for Input DDR (posedge)                    | 0.00   | ns    |
| $t_{\text{DDRICLR2Q1}}$ | Asynchronous Clear-to-Out Out_QR for Input DDR       | 1.23   | ns    |
| $t_{\text{DDRICLR2Q2}}$ | Asynchronous Clear-to-Out Out_QF for Input DDR       | 1.42   | ns    |
| $t_{\text{DDRIREMCLR}}$ | Asynchronous Clear Removal Time for Input DDR        | 0.00   | ns    |
| $t_{\text{DDRIRECCLR}}$ | Asynchronous Clear Recovery Time for Input DDR       | 0.24   | ns    |
| $t_{\text{DDRIWCLR}}$   | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.19   | ns    |
| $t_{\text{DDRICKMPWH}}$ | Clock Minimum Pulse Width High for Input DDR         | 0.31   | ns    |
| $t_{\text{DDRICKMPWL}}$ | Clock Minimum Pulse Width Low for Input DDR          | 0.28   | ns    |
| $F_{\text{DDRIMAX}}$    | Maximum Frequency for Input DDR                      | 160.00 | MHz   |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.




Figure 2-26 • Timing Model and Waveforms

**Table 2-183 • AGL060 Global Resource****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.14\text{ V}$** 

| Parameter            | Description                               | Std.              |                   | Units |
|----------------------|-------------------------------------------|-------------------|-------------------|-------|
|                      |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{\text{RCKL}}$    | Input Low Delay for Global Clock          | 2.04              | 2.33              | ns    |
| $t_{\text{RCKH}}$    | Input High Delay for Global Clock         | 2.10              | 2.51              | ns    |
| $t_{\text{RCKMPWH}}$ | Minimum Pulse Width High for Global Clock | 1.40              |                   | ns    |
| $t_{\text{RCKMPWL}}$ | Minimum Pulse Width Low for Global Clock  | 1.65              |                   | ns    |
| $t_{\text{RCKSW}}$   | Maximum Skew for Global Clock             |                   | 0.40              | ns    |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-184 • AGL125 Global Resource****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.14\text{ V}$** 

| Parameter            | Description                               | Std.              |                   | Units |
|----------------------|-------------------------------------------|-------------------|-------------------|-------|
|                      |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{\text{RCKL}}$    | Input Low Delay for Global Clock          | 2.08              | 2.54              | ns    |
| $t_{\text{RCKH}}$    | Input High Delay for Global Clock         | 2.15              | 2.77              | ns    |
| $t_{\text{RCKMPWH}}$ | Minimum Pulse Width High for Global Clock | 1.40              |                   | ns    |
| $t_{\text{RCKMPWL}}$ | Minimum Pulse Width Low for Global Clock  | 1.65              |                   | ns    |
| $t_{\text{RCKSW}}$   | Maximum Skew for Global Clock             |                   | 0.62              | ns    |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

## FIFO




Figure 2-37 • FIFO Model

## JTAG 1532 Characteristics

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the "User I/O Characteristics" section on page 2-20 for more details.

### Timing Characteristics

**Table 2-199 • JTAG 1532**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$

| Parameter     | Description                 | Std.  | Units |
|---------------|-----------------------------|-------|-------|
| $t_{DISU}$    | Test Data Input Setup Time  | 1.00  | ns    |
| $t_{DIHD}$    | Test Data Input Hold Time   | 2.00  | ns    |
| $t_{TMSSU}$   | Test Mode Select Setup Time | 1.00  | ns    |
| $t_{TMDHD}$   | Test Mode Select Hold Time  | 2.00  | ns    |
| $t_{TCK2Q}$   | Clock to Q (data out)       | 8.00  | ns    |
| $t_{RSTB2Q}$  | Reset to Q (data out)       | 25.00 | ns    |
| $F_{TCKMAX}$  | TCK Maximum Frequency       | 15    | MHz   |
| $t_{TRSTREM}$ | ResetB Removal Time         | 0.58  | ns    |
| $t_{TRSTREC}$ | ResetB Recovery Time        | 0.00  | ns    |
| $t_{TRSTMPW}$ | ResetB Minimum Pulse        | TBD   | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-200 • JTAG 1532**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$

| Parameter     | Description                 | Std.  | Units |
|---------------|-----------------------------|-------|-------|
| $t_{DISU}$    | Test Data Input Setup Time  | 1.50  | ns    |
| $t_{DIHD}$    | Test Data Input Hold Time   | 3.00  | ns    |
| $t_{TMSSU}$   | Test Mode Select Setup Time | 1.50  | ns    |
| $t_{TMDHD}$   | Test Mode Select Hold Time  | 3.00  | ns    |
| $t_{TCK2Q}$   | Clock to Q (data out)       | 11.00 | ns    |
| $t_{RSTB2Q}$  | Reset to Q (data out)       | 30.00 | ns    |
| $F_{TCKMAX}$  | TCK Maximum Frequency       | 9.00  | MHz   |
| $t_{TRSTREM}$ | ResetB Removal Time         | 1.18  | ns    |
| $t_{TRSTREC}$ | ResetB Recovery Time        | 0.00  | ns    |
| $t_{TRSTMPW}$ | ResetB Minimum Pulse        | TBD   | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.



| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| A1         | GND              |
| A2         | GAA0/IO00RSB0    |
| A3         | GAA1/IO01RSB0    |
| A4         | GAB0/IO02RSB0    |
| A5         | IO16RSB0         |
| A6         | IO22RSB0         |
| A7         | IO28RSB0         |
| A8         | IO35RSB0         |
| A9         | IO45RSB0         |
| A10        | IO50RSB0         |
| A11        | IO55RSB0         |
| A12        | IO61RSB0         |
| A13        | GBB1/IO75RSB0    |
| A14        | GBA0/IO76RSB0    |
| A15        | GBA1/IO77RSB0    |
| A16        | GND              |
| B1         | GAB2/IO224PDB3   |
| B2         | GAA2/IO225PDB3   |
| B3         | GNDQ             |
| B4         | GAB1/IO03RSB0    |
| B5         | IO17RSB0         |
| B6         | IO21RSB0         |
| B7         | IO27RSB0         |
| B8         | IO34RSB0         |
| B9         | IO44RSB0         |
| B10        | IO51RSB0         |
| B11        | IO57RSB0         |
| B12        | GBC1/IO73RSB0    |
| B13        | GBB0/IO74RSB0    |
| B14        | IO71RSB0         |
| B15        | GBA2/IO78PDB1    |
| B16        | IO81PDB1         |
| C1         | IO224NDB3        |
| C2         | IO225NDB3        |
| C3         | VMV3             |
| C4         | IO11RSB0         |
| C5         | GAC0/IO04RSB0    |
| C6         | GAC1/IO05RSB0    |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| C7         | IO25RSB0         |
| C8         | IO36RSB0         |
| C9         | IO42RSB0         |
| C10        | IO49RSB0         |
| C11        | IO56RSB0         |
| C12        | GBC0/IO72RSB0    |
| C13        | IO62RSB0         |
| C14        | VMV0             |
| C15        | IO78NDB1         |
| C16        | IO81NDB1         |
| D1         | IO222NDB3        |
| D2         | IO222PDB3        |
| D3         | GAC2/IO223PDB3   |
| D4         | IO223NDB3        |
| D5         | GNDQ             |
| D6         | IO23RSB0         |
| D7         | IO29RSB0         |
| D8         | IO33RSB0         |
| D9         | IO46RSB0         |
| D10        | IO52RSB0         |
| D11        | IO60RSB0         |
| D12        | GNDQ             |
| D13        | IO80NDB1         |
| D14        | GBB2/IO79PDB1    |
| D15        | IO79NDB1         |
| D16        | IO82NSB1         |
| E1         | IO217PDB3        |
| E2         | IO218PDB3        |
| E3         | IO221NDB3        |
| E4         | IO221PDB3        |
| E5         | VMV0             |
| E6         | VCCIB0           |
| E7         | VCCIB0           |
| E8         | IO38RSB0         |
| E9         | IO47RSB0         |
| E10        | VCCIB0           |
| E11        | VCCIB0           |
| E12        | VMV1             |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| E13        | GBC2/IO80PDB1    |
| E14        | IO83PPB1         |
| E15        | IO86PPB1         |
| E16        | IO87PDB1         |
| F1         | IO217NDB3        |
| F2         | IO218NDB3        |
| F3         | IO216PDB3        |
| F4         | IO216NDB3        |
| F5         | VCCIB3           |
| F6         | GND              |
| F7         | VCC              |
| F8         | VCC              |
| F9         | VCC              |
| F10        | VCC              |
| F11        | GND              |
| F12        | VCCIB1           |
| F13        | IO83NPB1         |
| F14        | IO86NPB1         |
| F15        | IO90PPB1         |
| F16        | IO87NDB1         |
| G1         | IO210PSB3        |
| G2         | IO213NDB3        |
| G3         | IO213PDB3        |
| G4         | GFC1/IO209PPB3   |
| G5         | VCCIB3           |
| G6         | VCC              |
| G7         | GND              |
| G8         | GND              |
| G9         | GND              |
| G10        | GND              |
| G11        | VCC              |
| G12        | VCCIB1           |
| G13        | GCC1/IO91PPB1    |
| G14        | IO90NPB1         |
| G15        | IO88PDB1         |
| G16        | IO88NDB1         |
| H1         | GFB0/IO208NPB3   |
| H2         | GFA0/IO207NDB3   |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| H3         | GFB1/IO208PPB3   |
| H4         | VCOMPLF          |
| H5         | GFC0/IO209NPB3   |
| H6         | VCC              |
| H7         | GND              |
| H8         | GND              |
| H9         | GND              |
| H10        | GND              |
| H11        | VCC              |
| H12        | GCC0/IO91NPB1    |
| H13        | GCB1/IO92PPB1    |
| H14        | GCA0/IO93NPB1    |
| H15        | IO96NPB1         |
| H16        | GCB0/IO92NPB1    |
| J1         | GFA2/IO206PSB3   |
| J2         | GFA1/IO207PDB3   |
| J3         | VCCPLF           |
| J4         | IO205NDB3        |
| J5         | GFB2/IO205PDB3   |
| J6         | VCC              |
| J7         | GND              |
| J8         | GND              |
| J9         | GND              |
| J10        | GND              |
| J11        | VCC              |
| J12        | GCB2/IO95PPB1    |
| J13        | GCA1/IO93PPB1    |
| J14        | GCC2/IO96PPB1    |
| J15        | IO100PPB1        |
| J16        | GCA2/IO94PSB1    |
| K1         | GFC2/IO204PDB3   |
| K2         | IO204NDB3        |
| K3         | IO203NDB3        |
| K4         | IO203PDB3        |
| K5         | VCCIB3           |
| K6         | VCC              |
| K7         | GND              |
| K8         | GND              |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| K9         | GND              |
| K10        | GND              |
| K11        | VCC              |
| K12        | VCCIB1           |
| K13        | IO95NPB1         |
| K14        | IO100NPB1        |
| K15        | IO102NDB1        |
| K16        | IO102PDB1        |
| L1         | IO202NDB3        |
| L2         | IO202PDB3        |
| L3         | IO196PPB3        |
| L4         | IO193PPB3        |
| L5         | VCCIB3           |
| L6         | GND              |
| L7         | VCC              |
| L8         | VCC              |
| L9         | VCC              |
| L10        | VCC              |
| L11        | GND              |
| L12        | VCCIB1           |
| L13        | GDB0/IO112NPB1   |
| L14        | IO106NDB1        |
| L15        | IO106PDB1        |
| L16        | IO107PDB1        |
| M1         | IO197NSB3        |
| M2         | IO196NPB3        |
| M3         | IO193NPB3        |
| M4         | GEC0/IO190NPB3   |
| M5         | VMV3             |
| M6         | VCCIB2           |
| M7         | VCCIB2           |
| M8         | IO147RSB2        |
| M9         | IO136RSB2        |
| M10        | VCCIB2           |
| M11        | VCCIB2           |
| M12        | VMV2             |
| M13        | IO110NDB1        |
| M14        | GDB1/IO112PPB1   |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| M15        | GDC1/IO111PDB1   |
| M16        | IO107NDB1        |
| N1         | IO194PSB3        |
| N2         | IO192PPB3        |
| N3         | GEC1/IO190PPB3   |
| N4         | IO192NPB3        |
| N5         | GNDQ             |
| N6         | GEA2/IO187RSB2   |
| N7         | IO161RSB2        |
| N8         | IO155RSB2        |
| N9         | IO141RSB2        |
| N10        | IO129RSB2        |
| N11        | IO124RSB2        |
| N12        | GNDQ             |
| N13        | IO110PDB1        |
| N14        | VJTAG            |
| N15        | GDC0/IO111NDB1   |
| N16        | GDA1/IO113PDB1   |
| P1         | GEB1/IO189PDB3   |
| P2         | GEB0/IO189NDB3   |
| P3         | VMV2             |
| P4         | IO179RSB2        |
| P5         | IO171RSB2        |
| P6         | IO165RSB2        |
| P7         | IO159RSB2        |
| P8         | IO151RSB2        |
| P9         | IO137RSB2        |
| P10        | IO134RSB2        |
| P11        | IO128RSB2        |
| P12        | VMV1             |
| P13        | TCK              |
| P14        | VPUMP            |
| P15        | TRST             |
| P16        | GDA0/IO113NDB1   |
| R1         | GEA1/IO188PDB3   |
| R2         | GEA0/IO188NDB3   |
| R3         | IO184RSB2        |
| R4         | GEC2/IO185RSB2   |

| FG484      |                 |
|------------|-----------------|
| Pin Number | AGL400 Function |
| U1         | NC              |
| U2         | NC              |
| U3         | NC              |
| U4         | GEB1/IO136PDB3  |
| U5         | GEB0/IO136NDB3  |
| U6         | VMV2            |
| U7         | IO129RSB2       |
| U8         | IO128RSB2       |
| U9         | IO122RSB2       |
| U10        | IO115RSB2       |
| U11        | IO110RSB2       |
| U12        | IO98RSB2        |
| U13        | IO95RSB2        |
| U14        | IO88RSB2        |
| U15        | IO84RSB2        |
| U16        | TCK             |
| U17        | VPUMP           |
| U18        | TRST            |
| U19        | GDA0/IO79VDB1   |
| U20        | NC              |
| U21        | NC              |
| U22        | NC              |
| V1         | NC              |
| V2         | NC              |
| V3         | GND             |
| V4         | GEA1/IO135PDB3  |
| V5         | GEA0/IO135NDB3  |
| V6         | IO127RSB2       |
| V7         | GEC2/IO132RSB2  |
| V8         | IO123RSB2       |
| V9         | IO118RSB2       |
| V10        | IO112RSB2       |
| V11        | IO106RSB2       |
| V12        | IO100RSB2       |
| V13        | IO96RSB2        |
| V14        | IO89RSB2        |

| FG484      |                 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| K11        | GND             |
| K12        | GND             |
| K13        | GND             |
| K14        | VCC             |
| K15        | VCCIB1          |
| K16        | GCC1/IO69PPB1   |
| K17        | IO65NPB1        |
| K18        | IO75PDB1        |
| K19        | IO75NDB1        |
| K20        | NC              |
| K21        | IO76NDB1        |
| K22        | IO76PDB1        |
| L1         | NC              |
| L2         | IO155PDB3       |
| L3         | NC              |
| L4         | GFB0/IO163NPB3  |
| L5         | GFA0/IO162NDB3  |
| L6         | GFB1/IO163PPB3  |
| L7         | VCOMPLF         |
| L8         | GFC0/IO164NPB3  |
| L9         | VCC             |
| L10        | GND             |
| L11        | GND             |
| L12        | GND             |
| L13        | GND             |
| L14        | VCC             |
| L15        | GCC0/IO69NPB1   |
| L16        | GCB1/IO70PPB1   |
| L17        | GCA0/IO71NPB1   |
| L18        | IO67NPB1        |
| L19        | GCB0/IO70NPB1   |
| L20        | IO77PDB1        |
| L21        | IO77NDB1        |
| L22        | IO78NPB1        |
| M1         | NC              |
| M2         | IO155NDB3       |

| FG484      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| G5         | IO222PDB3        |
| G6         | GAC2/IO223PDB3   |
| G7         | IO223NDB3        |
| G8         | GNDQ             |
| G9         | IO23RSB0         |
| G10        | IO29RSB0         |
| G11        | IO33RSB0         |
| G12        | IO46RSB0         |
| G13        | IO52RSB0         |
| G14        | IO60RSB0         |
| G15        | GNDQ             |
| G16        | IO80NDB1         |
| G17        | GBB2/IO79PDB1    |
| G18        | IO79NDB1         |
| G19        | IO82NPB1         |
| G20        | IO85PDB1         |
| G21        | IO85NDB1         |
| G22        | NC               |
| H1         | NC               |
| H2         | NC               |
| H3         | VCC              |
| H4         | IO217PDB3        |
| H5         | IO218PDB3        |
| H6         | IO221NDB3        |
| H7         | IO221PDB3        |
| H8         | VMV0             |
| H9         | VCCIB0           |
| H10        | VCCIB0           |
| H11        | IO38RSB0         |
| H12        | IO47RSB0         |
| H13        | VCCIB0           |
| H14        | VCCIB0           |
| H15        | VMV1             |
| H16        | GBC2/IO80PDB1    |
| H17        | IO83PPB1         |
| H18        | IO86PPB1         |