



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3072
Total RAM Bits	36864
Number of I/O	71
Number of Gates	125000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agl125v2-vqg100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Overview of I/O Performance**

# Summary of I/O DC Input and Output Levels – Default I/O Software Settings

Table 2-25 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings
Applicable to Advanced I/O Banks

	Equivalent				VIL	VIH		VOL	VOH	IOL <sup>1</sup>	IOH <sup>1</sup>
I/O Standard	Drive Strength	Software Default Drive Strength Option <sup>2</sup>	Slew Rate	Min.V	Max. V	Min. V	Max.V	Max. V	Min. V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range <sup>3</sup>	100 μΑ	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12
1.8 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	12	12
1.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	12	12
1.2 V LVCMOS <sup>4</sup>	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.26	0.25 * VCCI	0.75 * VCCI	2	2
1.2 V LVCMOS Wide Range <sup>4,5</sup>	100 μΑ	2 mA	High	-0.3	0.3 * VCCI	0.7 * VCCI	1.575	0.1	VCCI - 0.1	0.1	0.1
3.3 V PCI		Per PCI specifications									
3.3 V PCI-X	Per PCI-X specifications										

#### Notes:

- 1. Currents are measured at 85°C junction temperature.
- 2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 3. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 4. Applicable to V2 Devices operating at VCCI ≥ VCC.
- 5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.

Revision 27 2-23

Table 2-44 • I/O Short Currents IOSH/IOSL
Applicable to Standard I/O Banks

	Drive Strength	IOSL (mA)*	IOSH (mA)*
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	25	27
	4 mA	25	27
	6 mA	51	54
	8 mA	51	54
3.3 V LVCMOS Wide Range	100 μΑ	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS
2.5 V LVCMOS	2 mA	16	18
	4 mA	16	18
	6 mA	32	37
	8 mA	32	37
1.8 V LVCMOS	2 mA	9	11
	4 mA	17	22
1.5 V LVCMOS	2 mA	13	16
1.2 V LVCMOS	1 mA	20	26
1.2 V LVCMOS Wide Range	100 μΑ	20	26

Note:  ${}^*T_J = 100 {}^{\circ}C$ 

The length of time an I/O can withstand  $I_{OSH}/I_{OSL}$  events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-45 • Duration of Short Circuit Event before Failure

Temperature	Time before Failure
-40°C	> 20 years
-20°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	6 months

Table 2-46 • I/O Input Rise Time, Fall Time, and Related I/O Reliability1

Input Buffer	Input Rise/Fall Time (min.)	Input Rise/Fall Time (max.)	Reliability
LVTTL/LVCMOS	No requirement	10 ns *	20 years (100°C)
LVDS/B-LVDS/M-LVDS/ LVPECL	No requirement	10 ns *	10 years (100°C)

Note: The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

Revision 27 2-39

Table 2-156 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t <sub>OCLKQ</sub>	Clock-to-Q of the Output Data Register	HH, DOUT
t <sub>OSUD</sub>	Data Setup Time for the Output Data Register	FF, HH
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	FF, HH
tosuE	Enable Setup Time for the Output Data Register	GG, HH
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	GG, HH
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
tOREMCLR	Asynchronous Clear Removal Time for the Output Data Register	LL, HH
torecclr	Asynchronous Clear Recovery Time for the Output Data Register	LL, HH
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	HH, EOUT
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	JJ, HH
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	JJ, HH
toesue	Enable Setup Time for the Output Enable Register	KK, HH
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	KK, HH
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
toeremclr	Asynchronous Clear Removal Time for the Output Enable Register	II, HH
toerecclr	Asynchronous Clear Recovery Time for the Output Enable Register	II, HH
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	AA, EE
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	CC, AA
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	CC, AA
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	BB, AA
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	BB, AA
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	DD, AA
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	DD, AA

Note: \*See Figure 2-17 on page 2-86 for more information.

Revision 27 2-83

## **Timing Characteristics**

### 1.5 V DC Core Voltage

Table 2-159 • Output Data Register Propagation Delays
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>OCLKQ</sub>	Clock-to-Q of the Output Data Register	1.00	ns
tosud	Data Setup Time for the Output Data Register	0.51	ns
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	0.00	ns
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	0.70	ns
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	0.00	ns
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	1.34	ns
t <sub>OPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Data Register	1.34	ns
t <sub>OREMCLR</sub>	Asynchronous Clear Removal Time for the Output Data Register	0.00	ns
tORECCLR	Asynchronous Clear Recovery Time for the Output Data Register		ns
t <sub>OREMPRE</sub>	Asynchronous Preset Removal Time for the Output Data Register	0.00	ns
t <sub>ORECPRE</sub>	Asynchronous Preset Recovery Time for the Output Data Register	0.24	ns
t <sub>OWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	ns
t <sub>OWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	ns
t <sub>OCKMPWH</sub>	Clock Minimum Pulse Width High for the Output Data Register	0.31	ns
t <sub>OCKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Data Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

### 1.2 V DC Core Voltage

Table 2-160 • Output Data Register Propagation Delays

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>OCLKQ</sub>	Clock-to-Q of the Output Data Register	1.52	ns
tosud	Data Setup Time for the Output Data Register	1.15	ns
t <sub>OHD</sub>	Data Hold Time for the Output Data Register	0.00	ns
t <sub>OSUE</sub>	Enable Setup Time for the Output Data Register	1.11	ns
t <sub>OHE</sub>	Enable Hold Time for the Output Data Register	0.00	ns
t <sub>OCLR2Q</sub>	Asynchronous Clear-to-Q of the Output Data Register	1.96	ns
t <sub>OPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Data Register	1.96	ns
t <sub>OREMCLR</sub>	Asynchronous Clear Removal Time for the Output Data Register	0.00	ns
t <sub>ORECCLR</sub>	Asynchronous Clear Recovery Time for the Output Data Register		ns
t <sub>OREMPRE</sub>	Asynchronous Preset Removal Time for the Output Data Register	0.00	ns
t <sub>ORECPRE</sub>	Asynchronous Preset Recovery Time for the Output Data Register	0.24	ns
t <sub>OWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	ns
t <sub>OWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	ns
t <sub>OCKMPWH</sub>	Clock Minimum Pulse Width High for the Output Data Register	0.31	ns
t <sub>OCKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Data Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-86 Revision 27




Figure 2-22 • Input DDR Timing Diagram

## **Timing Characteristics**

1.5 V DC Core Voltage

Table 2-164 • Input DDR Propagation Delays
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>DDRICLKQ1</sub>	Clock-to-Out Out_QR for Input DDR	0.48	ns
t <sub>DDRICLKQ2</sub>	Clock-to-Out Out_QF for Input DDR	0.65	ns
t <sub>DDRISUD1</sub>	Data Setup for Input DDR (negedge)	0.50	ns
t <sub>DDRISUD2</sub>	Data Setup for Input DDR (posedge)	0.40	ns
t <sub>DDRIHD1</sub>	Data Hold for Input DDR (negedge)	0.00	ns
t <sub>DDRIHD2</sub>	Data Hold for Input DDR (posedge)		ns
t <sub>DDRICLR2Q1</sub>	Asynchronous Clear-to-Out Out_QR for Input DDR	0.82	ns
t <sub>DDRICLR2Q2</sub>	Asynchronous Clear-to-Out Out_QF for Input DDR		ns
t <sub>DDRIREMCLR</sub>	CLR Asynchronous Clear Removal Time for Input DDR		ns
t <sub>DDRIRECCLR</sub>	DDRIRECCLR Asynchronous Clear Recovery Time for Input DDR		ns
t <sub>DDRIWCLR</sub>	WCLR Asynchronous Clear Minimum Pulse Width for Input DDR		ns
t <sub>DDRICKMPWH</sub>	VH Clock Minimum Pulse Width High for Input DDR		ns
t <sub>DDRICKMPWL</sub>	Clock Minimum Pulse Width Low for Input DDR		ns
F <sub>DDRIMAX</sub>	Maximum Frequency for Input DDR	250.00	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-90 Revision 27

# VersaTile Specifications as a Sequential Module

The IGLOO library offers a wide variety of sequential cells, including flip-flops and latches. Each has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the *IGLOO*, *Fusion*, and *ProASIC3 Macro Library Guide*.




Figure 2-27 • Sample of Sequential Cells

2-98 Revision 27




Figure 2-30 • Peak-to-Peak Jitter Definition

2-112 Revision 27




Figure 2-36 • RAM Reset. Applicable to Both RAM4K9 and RAM512x18.

2-116 Revision 27

# 3 - Pin Descriptions

# **Supply Pins**

#### GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

#### GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

#### VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V for IGLOO V5 devices, and 1.2 V or 1.5 V for IGLOO V2 devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

For IGLOO V2 devices, VCC can be switched dynamically from 1.2 V to 1.5 V or vice versa. This allows in-system programming (ISP) when VCC is at 1.5 V and the benefit of low power operation when VCC is at 1.2 V.

### VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on IGLOO devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

### VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

#### VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V.

- 1.5 V for IGLOO V5 devices
- 1.2 V or 1.5 V for IGLOO V2 devices

When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the IGLOO FPGA Fabric User Guide for a complete board solution for the PLL analog power supply and ground.

• There is one VCCPLF pin on IGLOO devices.

#### VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There is one VCOMPLF pin on IGLOO devices.

Revision 27 3-1

Note that to operate at all VJTAG voltages, 500  $\Omega$  to 1 k $\Omega$  will satisfy the requirements.

# **Special Function Pins**

#### NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

#### DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

# **Packaging**

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

## **Related Documents**

#### **User Guides**

IGLOO FPGA Fabric User Guide

http://www.microsemi.com/soc/documents/IGLOO UG.pdf

# **Packaging Documents**

The following documents provide packaging information and device selection for low power flash devices.

#### **Product Catalog**

http://www.microsemi.com/soc/documents/ProdCat\_PIB.pdf

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

### Package Mechanical Drawings

http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are available on the Microsemi SoC Products Group website at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

3-5 Revision 27



IGLOO Low Power Flash FPGAs


QN132			QN132		QN132
Pin Number	AGL250 Function	Pin Number	AGL250 Function	Pin Number	AGL250 Function
A1	GAB2/IO117UPB3	A37	GBB1/IO38RSB0	B25	GND
A2	IO117VPB3	A38	GBC0/IO35RSB0	B26	IO54PDB1
А3	VCCIB3	A39	VCCIB0	B27	GCB2/IO52PDB1
A4	GFC1/IO110PDB3	A40	IO28RSB0	B28	GND
A5	GFB0/IO109NPB3	A41	IO22RSB0	B29	GCB0/IO49NDB1
A6	VCCPLF	A42	IO18RSB0	B30	GCC1/IO48PDB1
A7	GFA1/IO108PPB3	A43	IO14RSB0	B31	GND
A8	GFC2/IO105PPB3	A44	IO11RSB0	B32	GBB2/IO42PDB1
A9	IO103NDB3	A45	IO07RSB0	B33	VMV1
A10	VCC	A46	VCC	B34	GBA0/IO39RSB0
A11	GEA1/IO98PPB3	A47	GAC1/IO05RSB0	B35	GBC1/IO36RSB0
A12	GEA0/IO98NPB3	A48	GAB0/IO02RSB0	B36	GND
A13	GEC2/IO95RSB2	B1	IO118VDB3	B37	IO26RSB0
A14	IO91RSB2	B2	GAC2/IO116UDB3	B38	IO21RSB0
A15	VCC	В3	GND	B39	GND
A16	IO90RSB2	B4	GFC0/IO110NDB3	B40	IO13RSB0
A17	IO87RSB2	B5	VCOMPLF	B41	IO08RSB0
A18	IO85RSB2	В6	GND	B42	GND
A19	IO82RSB2	B7	GFB2/IO106PSB3	B43	GAC0/IO04RSB0
A20	IO76RSB2	B8	IO103PDB3	B44	GNDQ
A21	IO70RSB2	B9	GND	C1	GAA2/IO118UDB3
A22	VCC	B10	GEB0/IO99NDB3	C2	IO116VDB3
A23	GDB2/IO62RSB2	B11	VMV3	C3	VCC
A24	TDI	B12	FF/GEB2/IO96RSB2	C4	GFB1/IO109PPB3
A25	TRST	B13	IO92RSB2	C5	GFA0/IO108NPB3
A26	GDC1/IO58UDB1	B14	GND	C6	GFA2/IO107PSB3
A27	VCC	B15	IO89RSB2	C7	IO105NPB3
A28	IO54NDB1	B16	IO86RSB2	C8	VCCIB3
A29	IO52NDB1	B17	GND	C9	GEB1/IO99PDB3
A30	GCA2/IO51PPB1	B18	IO78RSB2	C10	GNDQ
A31	GCA0/IO50NPB1	B19	IO72RSB2	C11	GEA2/IO97RSB2
A32	GCB1/IO49PDB1	B20	GND	C12	IO94RSB2
A33	IO47NSB1	B21	GNDQ	C13	VCCIB2
A34	VCC	B22	TMS	C14	IO88RSB2
A35	IO41NPB1	B23	TDO	C15	IO84RSB2
A36	GBA2/IO41PPB1	B24	GDC0/IO58VDB1	C16	IO80RSB2

Revision 27 4-35



Package Pin Assignments

# **FG144**



Note: This is the bottom view of the package.

### Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

4-42 Revision 27



IGLOO Low Power Flash FPGAs

	FG144
Pin Number	AGL125 Function
A1	GNDQ
A2	VMV0
A3	GAB0/IO02RSB0
A4	GAB1/IO03RSB0
A5	IO11RSB0
A6	GND
A7	IO18RSB0
A8	VCC
A9	IO25RSB0
A10	GBA0/IO39RSB0
A11	GBA1/IO40RSB0
A12	GNDQ
B1	GAB2/IO69RSB1
B2	GND
В3	GAA0/IO00RSB0
B4	GAA1/IO01RSB0
B5	IO08RSB0
B6	IO14RSB0
B7	IO19RSB0
B8	IO22RSB0
B9	GBB0/IO37RSB0
B10	GBB1/IO38RSB0
B11	GND
B12	VMV0
C1	IO132RSB1
C2	GFA2/IO120RSB1
C3	GAC2/IO131RSB1
C4	VCC
C5	IO10RSB0
C6	IO12RSB0
C7	IO21RSB0
C8	IO24RSB0
C9	IO27RSB0
C10	GBA2/IO41RSB0
C11	IO42RSB0
C12	GBC2/IO45RSB0

	FG144
Pin Number	AGL125 Function
D1	IO128RSB1
D2	IO129RSB1
D3	IO130RSB1
D4	GAA2/IO67RSB1
D5	GAC0/IO04RSB0
D6	GAC1/IO05RSB0
D7	GBC0/IO35RSB0
D8	GBC1/IO36RSB0
D9	GBB2/IO43RSB0
D10	IO28RSB0
D11	IO44RSB0
D12	GCB1/IO53RSB0
E1	VCC
E2	GFC0/IO125RSB1
E3	GFC1/IO126RSB1
E4	VCCIB1
E5	IO68RSB1
E6	VCCIB0
E7	VCCIB0
E8	GCC1/IO51RSB0
E9	VCCIB0
E10	VCC
E11	GCA0/IO56RSB0
E12	IO46RSB0
F1	GFB0/IO123RSB1
F2	VCOMPLF
F3	GFB1/IO124RSB1
F4	IO127RSB1
F5	GND
F6	GND
F7	GND
F8	GCC0/IO52RSB0
F9	GCB0/IO54RSB0
F10	GND
F11	GCA1/IO55RSB0
F12	GCA2/IO57RSB0

	FG144
Pin Number	AGL125 Function
G1	GFA1/IO121RSB1
G2	GND
G3	VCCPLF
G4	GFA0/IO122RSB1
G5	GND
G6	GND
G7	GND
G8	GDC1/IO61RSB0
G9	IO48RSB0
G10	GCC2/IO59RSB0
G11	IO47RSB0
G12	GCB2/IO58RSB0
H1	VCC
H2	GFB2/IO119RSB1
НЗ	GFC2/IO118RSB1
H4	GEC1/IO112RSB1
H5	VCC
H6	IO50RSB0
H7	IO60RSB0
H8	GDB2/IO71RSB1
H9	GDC0/IO62RSB0
H10	VCCIB0
H11	IO49RSB0
H12	VCC
J1	GEB1/IO110RSB1
J2	IO115RSB1
J3	VCCIB1
J4	GEC0/IO111RSB1
J5	IO116RSB1
J6	IO117RSB1
J7	VCC
J8	TCK
J9	GDA2/IO70RSB1
J10	TDO
J11	GDA1/IO65RSB0
J12	GDB1/IO63RSB0

Revision 27 4-43



IGLOO Low Power Flash FPGAs

	FG256
Pin Number	AGL1000 Function
H3	GFB1/IO208PPB3
H4	VCOMPLF
H5	GFC0/IO209NPB3
H6	VCC
H7	GND
H8	GND
H9	GND
H10	GND
H11	VCC
H12	GCC0/IO91NPB1
H13	GCB1/IO92PPB1
H14	GCA0/IO93NPB1
H15	IO96NPB1
H16	GCB0/IO92NPB1
J1	GFA2/IO206PSB3
J2	GFA1/IO207PDB3
J3	VCCPLF
J4	IO205NDB3
J5	GFB2/IO205PDB3
J6	VCC
J7	GND
J8	GND
J9	GND
J10	GND
J11	VCC
J12	GCB2/IO95PPB1
J13	GCA1/IO93PPB1
J14	GCC2/IO96PPB1
J15	IO100PPB1
J16	GCA2/IO94PSB1
K1	GFC2/IO204PDB3
K2	IO204NDB3
K3	IO203NDB3
K4	IO203PDB3
K5	VCCIB3
K6	VCC
K7	GND
K8	GND

	FG256
Pin Number	AGL1000 Function
K9	GND
K10	GND
K11	VCC
K12	VCCIB1
K13	IO95NPB1
K14	IO100NPB1
K15	IO102NDB1
K16	IO102PDB1
L1	IO202NDB3
L2	IO202PDB3
L3	IO196PPB3
L4	IO193PPB3
L5	VCCIB3
L6	GND
L7	VCC
L8	VCC
L9	VCC
L10	VCC
L11	GND
L12	VCCIB1
L13	GDB0/IO112NPB1
L14	IO106NDB1
L15	IO106PDB1
L16	IO107PDB1
M1	IO197NSB3
M2	IO196NPB3
M3	IO193NPB3
M4	GEC0/IO190NPB3
M5	VMV3
M6	VCCIB2
M7	VCCIB2
M8	IO147RSB2
M9	IO136RSB2
M10	VCCIB2
M11	VCCIB2
M12	VMV2
M13	IO110NDB1
M14	GDB1/IO112PPB1

~	FG256
Pin Number	AGL1000 Function
M15	GDC1/IO111PDB1
M16	IO107NDB1
N1	IO194PSB3
N2	IO192PPB3
N3	GEC1/IO190PPB3
N4	IO192NPB3
N5	GNDQ
N6	GEA2/IO187RSB2
N7	IO161RSB2
N8	IO155RSB2
N9	IO141RSB2
N10	IO129RSB2
N11	IO124RSB2
N12	GNDQ
N13	IO110PDB1
N14	VJTAG
N15	GDC0/IO111NDB1
N16	GDA1/IO113PDB1
P1	GEB1/IO189PDB3
P2	GEB0/IO189NDB3
P3	VMV2
P4	IO179RSB2
P5	IO171RSB2
P6	IO165RSB2
P7	IO159RSB2
P8	IO151RSB2
P9	IO137RSB2
P10	IO134RSB2
P11	IO128RSB2
P12	VMV1
P13	TCK
P14	VPUMP
P15	TRST
P16	GDA0/IO113NDB1
R1	GEA1/IO188PDB3
R2	GEA0/IO188NDB3
R3	IO184RSB2
R4	GEC2/IO185RSB2



# Package Pin Assignments

	FG256
Pin Number	AGL1000 Function
R5	IO168RSB2
R6	IO163RSB2
R7	IO157RSB2
R8	IO149RSB2
R9	IO143RSB2
R10	IO138RSB2
R11	IO131RSB2
R12	IO125RSB2
R13	GDB2/IO115RSB2
R14	TDI
R15	GNDQ
R16	TDO
T1	GND
T2	IO183RSB2
Т3	FF/GEB2/IO186RSB2
T4	IO172RSB2
T5	IO170RSB2
T6	IO164RSB2
T7	IO158RSB2
Т8	IO153RSB2
Т9	IO142RSB2
T10	IO135RSB2
T11	IO130RSB2
T12	GDC2/IO116RSB2
T13	IO120RSB2
T14	GDA2/IO114RSB2
T15	TMS
T16	GND

4-62 Revision 27



# Package Pin Assignments

FG484	
Pin Number	AGL400 Function
H19	IO66PDB1
H20	VCC
H21	NC
H22	NC
J1	NC
J2	NC
J3	NC
J4	IO150NDB3
J5	IO149NPB3
J6	IO09RSB0
J7	IO152UDB3
J8	VCCIB3
J9	GND
J10	VCC
J11	VCC
J12	VCC
J13	VCC
J14	GND
J15	VCCIB1
J16	IO62NDB1
J17	IO49RSB0
J18	IO64PPB1
J19	IO66NDB1
J20	NC
J21	NC
J22	NC
K1	NC
K2	NC
K3	NC
K4	IO148NDB3
K5	IO148PDB3
K6	IO149PPB3
K7	GFC1/IO147PPB3
K8	VCCIB3
K9	VCC
K10	GND

4-70 Revision 27

Pin Number         AGL600 Function           C21         NC           C22         VCCIB1           D1         NC           D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8	FG484	
C22         VCCIB1           D1         NC           D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO14RSB0           E9	Pin Number	AGL600 Function
D1         NC           D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11 <th< td=""><td>C21</td><td>NC</td></th<>	C21	NC
D2         NC           D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0	C22	VCCIB1
D3         NC           D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D1	NC
D4         GND           D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D2	NC
D5         GAA0/IO00RSB0           D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D3	NC
D6         GAA1/IO01RSB0           D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D4	GND
D7         GAB0/IO02RSB0           D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D5	GAA0/IO00RSB0
D8         IO11RSB0           D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D6	GAA1/IO01RSB0
D9         IO16RSB0           D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D7	GAB0/IO02RSB0
D10         IO18RSB0           D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D8	IO11RSB0
D11         IO28RSB0           D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D9	IO16RSB0
D12         IO34RSB0           D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D10	IO18RSB0
D13         IO37RSB0           D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D11	IO28RSB0
D14         IO41RSB0           D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D12	IO34RSB0
D15         IO43RSB0           D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D13	IO37RSB0
D16         GBB1/IO57RSB0           D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D14	IO41RSB0
D17         GBA0/IO58RSB0           D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D15	IO43RSB0
D18         GBA1/IO59RSB0           D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D16	GBB1/IO57RSB0
D19         GND           D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D17	GBA0/IO58RSB0
D20         NC           D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D18	GBA1/IO59RSB0
D21         NC           D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D19	GND
D22         NC           E1         NC           E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D20	NC
E1 NC E2 NC E3 GND E4 GAB2/IO173PDB3 E5 GAA2/IO174PDB3 E6 GNDQ E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	D21	NC
E2         NC           E3         GND           E4         GAB2/IO173PDB3           E5         GAA2/IO174PDB3           E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	D22	NC
E3 GND  E4 GAB2/IO173PDB3  E5 GAA2/IO174PDB3  E6 GNDQ  E7 GAB1/IO03RSB0  E8 IO13RSB0  E9 IO14RSB0  E10 IO21RSB0  E11 IO27RSB0	E1	NC
E4 GAB2/IO173PDB3 E5 GAA2/IO174PDB3 E6 GNDQ E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E2	NC
E5 GAA2/IO174PDB3 E6 GNDQ E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E3	GND
E6         GNDQ           E7         GAB1/IO03RSB0           E8         IO13RSB0           E9         IO14RSB0           E10         IO21RSB0           E11         IO27RSB0	E4	GAB2/IO173PDB3
E7 GAB1/IO03RSB0 E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E5	GAA2/IO174PDB3
E8 IO13RSB0 E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E6	GNDQ
E9 IO14RSB0 E10 IO21RSB0 E11 IO27RSB0	E7	GAB1/IO03RSB0
E10 IO21RSB0 E11 IO27RSB0	E8	IO13RSB0
E11 IO27RSB0	E9	IO14RSB0
	E10	IO21RSB0
E12 IO32RSB0	E11	IO27RSB0
	E12	IO32RSB0

Revision 27 4-79

FG484	
Pin Number	AGL600 Function
R9	VCCIB2
R10	VCCIB2
R11	IO117RSB2
R12	IO110RSB2
R13	VCCIB2
R14	VCCIB2
R15	VMV2
R16	IO94RSB2
R17	GDB1/IO87PPB1
R18	GDC1/IO86PDB1
R19	IO84NDB1
R20	VCC
R21	IO81NDB1
R22	IO82PDB1
T1	IO152PDB3
T2	IO152NDB3
Т3	NC
T4	IO150NDB3
T5	IO147PPB3
T6	GEC1/IO146PPB3
T7	IO140RSB2
Т8	GNDQ
Т9	GEA2/IO143RSB2
T10	IO126RSB2
T11	IO120RSB2
T12	IO108RSB2
T13	IO103RSB2
T14	IO99RSB2
T15	GNDQ
T16	IO92RSB2
T17	VJTAG
T18	GDC0/IO86NDB1
T19	GDA1/IO88PDB1
T20	NC
T21	IO83PDB1
T22	IO82NDB1

4-86 Revision 27

FG484	
Pin Number	AGL1000 Function
AA15	NC
AA16	IO122RSB2
AA17	IO119RSB2
AA18	IO117RSB2
AA19	NC
AA20	NC
AA21	VCCIB1
AA22	GND
AB1	GND
AB2	GND
AB3	VCCIB2
AB4	IO180RSB2
AB5	IO176RSB2
AB6	IO173RSB2
AB7	IO167RSB2
AB8	IO162RSB2
AB9	IO156RSB2
AB10	IO150RSB2
AB11	IO145RSB2
AB12	IO144RSB2
AB13	IO132RSB2
AB14	IO127RSB2
AB15	IO126RSB2
AB16	IO123RSB2
AB17	IO121RSB2
AB18	IO118RSB2
AB19	NC
AB20	VCCIB2
AB21	GND
AB22	GND
B1	GND
B2	VCCIB3
В3	NC
B4	IO06RSB0
B5	IO08RSB0
В6	IO12RSB0

Revision 27 4-91



IGLOO Low Power Flash FPGAs

Revision / Version	Changes	Page
DC & Switching, cont'd.	Table 2-49 · Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range is new.	2-39
Revision 9 (Jul 2008) Product Brief v1.1 DC and Switching Characteristics Advance v0.3	As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to 1.5 V.	N/A
Revision 8 (Jun 2008)	As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.5 V.	N/A
DC and Switching Characteristics Advance v0.2	Tables have been updated to reflect default values in the software. The default I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V I/O set.  DDR Tables have two additional data points added to reflect both edges for Input DDR setup and hold time.  The power data table has been updated to match SmartPower data rather then simulation values.	N/A
	AGL015 global clock delays have been added.	
	Table 2-1 • Absolute Maximum Ratings was updated to combine the VCCI and VMV parameters in one row. The word "output" from the parameter description for VCCI and VMV, and table note 3 was added.	2-1
	Table 2-2 • Recommended Operating Conditions 1 was updated to add references to tables notes 4, 6, 7, and 8. VMV was added to the VCCI parameter row, and table note 9 was added.	2-2
	In Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature1, the maximum operating junction temperature was changed from 110° to 100°.	2-3
	VMV was removed from Table 2-4 • Overshoot and Undershoot Limits 1. The table title was modified to remove "as measured on quiet I/Os." Table note 2 was revised to remove "estimated SSO density over cycles." Table note 3 was revised to remove "refers only to overshoot/undershoot limits for simultaneous switching I/Os."	2-3
	The "PLL Behavior at Brownout Condition" section is new.	2-4
	Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels is new.	2-5
	EQ 2 was updated. The temperature was changed to 100°C, and therefore the end result changed.	2-6
	The table notes for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO Flash*Freeze Mode*, Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO Sleep Mode*, and Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode were updated to remove VMV and include PDC6 and PDC7. VCCI and VJTAG were removed from the statement about IDD in the table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode.	2-7
	Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO Flash*Freeze Mode1 was updated to include VCCPLL. Note 4 was updated to include PDC6 and PDC7.	2-9

Revision 27 5-8