



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3072
Total RAM Bits	36864
Number of I/O	97
Number of Gates	125000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agl125v5-fg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.



Figure 1-1 • IGLOO Device Architecture Overview with Two I/O Banks (AGL015, AGL030, AGL060, and AGL125)



Figure 1-2 • IGLOO Device Architecture Overview with Four I/O Banks (AGL250, AGL600, AGL400, and AGL1000)

- Wide input frequency range ( $f_{IN CCC}$ ) = 1.5 MHz up to 250 MHz
- Output frequency range (f<sub>OUT CCC</sub>) = 0.75 MHz up to 250 MHz
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle =  $50\% \pm 1.5\%$  or better (for PLL only)
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used (for PLL only)
- Maximum acquisition time is 300 µs (for PLL only)
- Exceptional tolerance to input period jitter—allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × 250 MHz / f<sub>OUT\_CCC</sub> (for PLL only)

#### **Global Clocking**

IGLOO devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

## I/Os with Advanced I/O Standards

The IGLOO family of FPGAs features a flexible I/O structure, supporting a range of voltages (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.0 V wide range, and 3.3 V). IGLOO FPGAs support many different I/O standards—single-ended and differential.

The I/Os are organized into banks, with two or four banks per device. The configuration of these banks determines the I/O standards supported (Table 1-1).

		I/O Standards Supported					
I/O Bank Type	Device and Bank Location	LVTTL/ LVCMOS	PCI/PCI-X	LVPECL, LVDS, B-LVDS, M-LVDS			
Advanced	East and west banks of AGL250 and larger devices	$\checkmark$	$\checkmark$	$\checkmark$			
Standard Plus	North and south banks of AGL250 and larger devices All banks of AGL060 and AGL125K	$\checkmark$	$\checkmark$	Not supported			
Standard	All banks of AGL015 and AGL030	$\checkmark$	Not supported	Not supported			

#### Table 1-1 • I/O Standards Supported

Each I/O module contains several input, output, and enable registers. These registers allow the implementation of the following:

- Single-Data-Rate applications
- Double-Data-Rate applications—DDR LVDS, B-LVDS, and M-LVDS I/Os for point-to-point communications

IGLOO banks for the AGL250 device and above support LVPECL, LVDS, B-LVDS, and M-LVDS. B-LVDS and M-LVDS can support up to 20 loads.

Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card in a poweredup system.

Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed when the system is powered up, while the component itself is powered down, or when power supplies are floating.

## Wide Range I/O Support

IGLOO devices support JEDEC-defined wide range I/O operation. IGLOO devices support both the JESD8-B specification, covering 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

## **Specifying I/O States During Programming**

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User Guide* for more information.

- Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.
  - 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
  - 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
  - 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
  - 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-5 on page 1-9).
  - 5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
    - 1 I/O is set to drive out logic High
    - 0 I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

# 2 – IGLOO DC and Switching Characteristics

## **General Specifications**

## **Operating Conditions**

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Symbol	Parameter	Limits <sup>1</sup>	Units		
VCC	DC core supply voltage	-0.3 to 1.65	V		
VJTAG	JTAG DC voltage	-0.3 to 3.75	V		
VPUMP	Programming voltage	-0.3 to 3.75	V		
VCCPLL	Analog power supply (PLL)	-0.3 to 1.65	V		
VCCI and VMV <sup>2</sup>	DC I/O buffer supply voltage	-0.3 to 3.75			
VI	I/O input voltage	-0.3 V to 3.6 V (when I/O hot insertion mode is enabled) -0.3 V to (VCCI + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled)	V		
T <sub>STG</sub> <sup>3</sup>	Storage Temperature	-65 to +150	°C		
T <sub>J</sub> <sup>3</sup>	Junction Temperature	+125	°C		

#### Table 2-1 • Absolute Maximum Ratings

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.

2. VMV pins must be connected to the corresponding VCCI pins. See the "Pin Descriptions" chapter of the IGLOO FPGA Fabric User Guide for further information.

3. For flash programming and retention, maximum limits refer to Table 2-3 on page 2-3, and for recommended operating limits, refer to Table 2-2 on page 2-2.

## Temperature and Voltage Derating Factors

Table 2-6 •Temperature and Voltage Derating Factors for Timing Delays (normalized to T<sub>J</sub> = 70°C, VCC = 1.425 V)For IGLOO V2 or V5 devices, 1.5 V DC Core Supply Voltage

Array Voltage VCC (V)	Junction Temperature (°C)										
	–40°C	0°C	25°C	70°C	85°C	100°C					
1.425	0.934	0.953	0.971	1.000	1.007	1.013					
1.500	0.855	0.874	0.891	0.917	0.924	0.929					
1.575	0.799	0.816	0.832	0.857	0.864	0.868					

Table 2-7 • Temperature and Voltage Derating Factors for Timing Delays (normalized to T<sub>J</sub> = 70°C, VCC = 1.14 V) For IGLOO V2, 1.2 V DC Core Supply Voltage

Array Voltage VCC (V)	Junction Temperature (°C)										
	–40°C	0°C	25°C	70°C	85°C	100°C					
1.14	0.967	0.978	0.991	1.000	1.006	1.010					
1.20	0.864	0.874	0.885	0.894	0.899	0.902					
1.26	0.794	0.803	0.814	0.821	0.827	0.830					

## **Calculating Power Dissipation**

## **Quiescent Supply Current**

Quiescent supply current (IDD) calculation depends on multiple factors, including operating voltages (VCC, VCCI, and VJTAG), operating temperature, system clock frequency, and power modes usage. Microsemi recommends using the PowerCalculator and SmartPower software estimation tools to evaluate the projected static and active power based on the user design, power mode usage, operating voltage, and temperature.

#### Table 2-8 • Power Supply State per Mode

	Power Supply Configurations							
Modes/power supplies	VCC	VCCPLL	VCCI	VJTAG	VPUMP			
Flash*Freeze	ze On On On On		On/off/floating					
Sleep	Off	Off	On	Off	Off			
Shutdown	Off	Off	Off	Off	Off			
No Flash*Freeze	On	On	On	On	On/off/floating			

Note: Off: Power supply level = 0 V

Table 2-9 •	Quiescent Supply Current (IDD) Characteristics, IGLOO Flash*Freeze Mod	e*
-------------	--	----

	Core Voltage	AGL015	AGL030	AGL060	AGL125	AGL250	AGL400	AGL600	AGL1000	Units
Typical	1.2 V	4	4	8	13	20	27	30	44	μA
(25°C)	1.5 V	6	6	10	18	34	51	72	127	μΑ

Note: \*IDD includes VCC, VPUMP, VCCI, VCCPLL, and VMV currents. Values do not include I/O static contribution, which is shown in Table 2-13 on page 2-10 through Table 2-15 on page 2-11 and Table 2-16 on page 2-11 through Table 2-18 on page 2-12 (PDC6 and PDC7).

## Guidelines

### **Toggle Rate Definition**

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
  - Bit 0 (LSB) = 100%
  - Bit 1 = 50%
  - Bit 2 = 25%
  - ...
  - Bit 7 (MSB) = 0.78125%
  - Average toggle rate = (100% + 50% + 25% + 12.5% + . . . + 0.78125%) / 8

### Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

#### Table 2-23 • Toggle Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
α <sub>1</sub>	Toggle rate of VersaTile outputs	10%
α <sub>2</sub>	I/O buffer toggle rate	10%

#### Table 2-24 • Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
β <sub>1</sub>	I/O output buffer enable rate	100%
β <sub>2</sub>	RAM enable rate for read operations	12.5%
β <sub>3</sub>	RAM enable rate for write operations	12.5%

# Table 2-43 • I/O Short Currents IOSH/IOSL Applicable to Standard Plus I/O Banks

	Drive Strength	IOSL (mA)*	IOSH (mA)*	
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	25	27	
	4 mA	25	27	
	6 mA	51	54	
	8 mA	51	54	
	12 mA	103	109	
	16 mA	103	109	
3.3 V LVCMOS Wide Range	100 μA	Same as regular 3.3 V LVCMOS	Same as regular 3.3 V LVCMOS	
2.5 V LVCMOS	2 mA	16	18	
	4 mA	16	18	
	6 mA	32	37	
	8 mA	32	37	
	12 mA	65	74	
1.8 V LVCMOS	2 mA	9	11	
	4 mA	17	22	
	6 mA	35	44	
	8 mA	35	44	
1.5 V LVCMOS	2 mA	13	16	
	4 mA	25	33	
1.2 V LVCMOS	2 mA	20	26	
1.2 V LVCMOS Wide Range	100 μA	20	26	
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	103	109	

*Note:*  $^{*}T_{J} = 100^{\circ}C$ 

3.3 V LVCMOS Wide Range		VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μΑ	μΑ	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	μA <sup>5</sup>	μA <sup>5</sup>
100 µA	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 µA	8 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 µA	12 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	103	109	10	10
100 µA	16 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	103	109	10	10

# Table 2-64 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range Applicable to Standard Plus I/O Banks

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

4. Currents are measured at 100°C junction temperature and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

# Table 2-65 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range Applicable to Standard I/O Banks

3.3 V LVCMOS	Wide Range	v	IL	V	/IH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μΑ	μΑ	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	μ <b>Α</b> <sup>5</sup>	μ <b>Α</b> <sup>5</sup>
100 µA	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 µA	8 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

4. Currents are measured at 100°C junction temperature and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

### Table 2-66 • 3.3 V LVCMOS Wide Range AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	3.3	1.4	5

Note: \*Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

Table 2-69 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage<br/>Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V<br/>Applicable to Standard Plus Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>eout</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 µA	2 mA	Std.	0.97	5.84	0.18	1.20	0.66	5.86	5.04	2.74	2.71	9.46	8.64	ns
100 µA	4 mA	Std.	0.97	5.84	0.18	1.20	0.66	5.86	5.04	2.74	2.71	9.46	8.64	ns
100 µA	6 mA	Std.	0.97	4.76	0.18	1.20	0.66	4.78	4.33	3.09	3.33	8.37	7.93	ns
100 µA	8 mA	Std.	0.97	4.76	0.18	1.20	0.66	4.78	4.33	3.09	3.33	8.37	7.93	ns
100 µA	12 mA	Std.	0.97	4.02	0.18	1.20	0.66	4.04	3.78	3.33	3.73	7.64	7.37	ns
100 µA	16 mA	Std.	0.97	4.02	0.18	1.20	0.66	4.04	3.78	3.33	3.73	7.64	7.37	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

# Table 2-70 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage<br/>Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V<br/>Applicable to Standard Plus Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 µA	2 mA	Std.	0.97	3.33	0.18	1.20	0.66	3.35	2.68	2.73	2.88	6.94	6.27	ns
100 µA	4 mA	Std.	0.97	3.33	0.18	1.20	0.66	3.35	2.68	2.73	2.88	6.94	6.27	ns
100 µA	6 mA	Std.	0.97	2.75	0.18	1.20	0.66	2.77	2.17	3.08	3.50	6.36	5.77	ns
100 µA	8 mA	Std.	0.97	2.75	0.18	1.20	0.66	2.77	2.17	3.08	3.50	6.36	5.77	ns
100 µA	12 mA	Std.	0.97	2.45	0.18	1.20	0.66	2.47	1.92	3.33	3.90	6.06	5.51	ns
100 µA	16 mA	Std.	0.97	2.45	0.18	1.20	0.66	2.47	1.92	3.33	3.90	6.06	5.51	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

3. Software default selection highlighted in gray.

#### Table 2-119 • 1.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.97	5.88	0.18	1.14	0.66	6.00	5.45	2.00	1.94	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-120 • 1.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

#### Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.97	2.51	0.18	1.14	0.66	2.56	2.21	1.99	2.03	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### 1.2 V DC Core Voltage

#### Table 2-121 • 1.5 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

#### Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	1.55	7.17	0.26	1.27	1.10	7.29	6.60	3.33	3.03	13.07	12.39	ns
4 mA	Std.	1.55	6.27	0.26	1.27	1.10	6.37	5.86	3.61	3.51	12.16	11.64	ns
6 mA	Std.	1.55	5.94	0.26	1.27	1.10	6.04	5.70	3.67	3.64	11.82	11.48	ns
8 mA	Std.	1.55	5.86	0.26	1.27	1.10	5.96	5.71	2.83	4.11	11.74	11.50	ns
12 mA	Std.	1.55	5.86	0.26	1.27	1.10	5.96	5.71	2.83	4.11	11.74	11.50	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

#### Table 2-122 • 1.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

#### Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	1.55	3.44	0.26	1.27	1.10	3.49	3.35	3.32	3.12	9.28	9.14	ns
4 mA	Std.	1.55	3.06	0.26	1.27	1.10	3.10	2.89	3.60	3.61	8.89	8.67	ns
6 mA	Std.	1.55	2.98	0.26	1.27	1.10	3.02	2.80	3.66	3.74	8.81	8.58	ns
8 mA	Std.	1.55	2.96	0.26	1.27	1.10	3.00	2.70	3.75	4.23	8.78	8.48	ns
12 mA	Std.	1.55	2.96	0.26	1.27	1.10	3.00	2.70	3.75	4.23	8.78	8.48	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

#### 1.2 V DC Core Voltage

# Table 2-162 • Output Enable Register Propagation Delays Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	1.10	ns
tOESUD	Data Setup Time for the Output Enable Register	1.15	ns
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	0.00	ns
tOESUE	Enable Setup Time for the Output Enable Register	1.22	ns
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	0.00	ns
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	1.65	ns
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	1.65	ns
t <sub>OEREMCLR</sub>	Asynchronous Clear Removal Time for the Output Enable Register	0.00	ns
t <sub>OERECCLR</sub>	Asynchronous Clear Recovery Time for the Output Enable Register	0.24	ns
t <sub>OEREMPRE</sub>	Asynchronous Preset Removal Time for the Output Enable Register	0.00	ns
t <sub>OERECPRE</sub>	Asynchronous Preset Recovery Time for the Output Enable Register	0.24	ns
t <sub>OEWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	ns
t <sub>OEWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.19	ns
t <sub>ОЕСКМР</sub> МН	Clock Minimum Pulse Width High for the Output Enable Register	0.31	ns
t <sub>OECKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Enable Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

## **Timing Characteristics**

## 1.5 V DC Core Voltage

# Table 2-169 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y =!A	t <sub>PD</sub>	0.80	ns
AND2	$Y = A \cdot B$	t <sub>PD</sub>	0.84	ns
NAND2	Y =!(A · B)	t <sub>PD</sub>	0.90	ns
OR2	Y = A + B	t <sub>PD</sub>	1.19	ns
NOR2	Y = !(A + B)	t <sub>PD</sub>	1.10	ns
XOR2	Y = A ⊕ B	t <sub>PD</sub>	1.37	ns
MAJ3	Y = MAJ(A, B, C)	t <sub>PD</sub>	1.33	ns
XOR3	$Y = A \oplus B \oplus C$	t <sub>PD</sub>	1.79	ns
MUX2	Y = A !S + B S	t <sub>PD</sub>	1.48	ns
AND3	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	1.21	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

### 1.2 V DC Core Voltage

#### Table 2-170 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t <sub>PD</sub>	1.34	ns
AND2	$Y = A \cdot B$	t <sub>PD</sub>	1.43	ns
NAND2	$Y = !(A \cdot B)$	t <sub>PD</sub>	1.59	ns
OR2	Y = A + B	t <sub>PD</sub>	2.30	ns
NOR2	Y = !(A + B)	t <sub>PD</sub>	2.07	ns
XOR2	$Y = A \oplus B$	t <sub>PD</sub>	2.46	ns
MAJ3	Y = MAJ(A, B, C)	t <sub>PD</sub>	2.46	ns
XOR3	$Y = A \oplus B \oplus C$	t <sub>PD</sub>	3.12	ns
MUX2	Y = A !S + B S	t <sub>PD</sub>	2.83	ns
AND3	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	2.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

#### *Table 2-192* • RAM512X18

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V
```

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	0.83	ns
t <sub>AH</sub>	Address hold time	0.16	ns
t <sub>ENS</sub>	REN, WEN setup time	0.73	ns
t <sub>ENH</sub>	REN, WEN hold time	0.08	ns
t <sub>DS</sub>	Input data (WD) setup time	0.71	ns
t <sub>DH</sub>	Input data (WD) hold time	0.36	ns
t <sub>CKQ1</sub>	Clock High to new data valid on RD (output retained)	4.21	ns
t <sub>CKQ2</sub>	Clock High to new data valid on RD (pipelined)	1.71	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address - Applicable to Opening Edge	0.35	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address - Applicable to Opening Edge	0.42	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on RD (flow-through)	2.06	ns
	RESET Low to data out Low on RD (pipelined)	2.06	ns
t <sub>REMRSTB</sub>	RESET removal	0.61	ns
t <sub>RECRSTB</sub>	RESET recovery	3.21	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	0.68	ns
t <sub>CYC</sub>	Clock cycle time	6.24	ns
F <sub>MAX</sub>	Maximum frequency	160	MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

# 3 – Pin Descriptions

# **Supply Pins**

### GND

#### Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

#### GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

#### VCC

#### **Core Supply Voltage**

Supply voltage to the FPGA core, nominally 1.5 V for IGLOO V5 devices, and 1.2 V or 1.5 V for IGLOO V2 devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

For IGLOO V2 devices, VCC can be switched dynamically from 1.2 V to 1.5 V or vice versa. This allows in-system programming (ISP) when VCC is at 1.5 V and the benefit of low power operation when VCC is at 1.2 V.

### VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on IGLOO devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

### VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

### VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V.

- 1.5 V for IGLOO V5 devices
- 1.2 V or 1.5 V for IGLOO V2 devices

When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs" chapter of the *IGLOO FPGA Fabric User Guide* for a complete board solution for the PLL analog power supply and ground.

• There is one VCCPLF pin on IGLOO devices.

#### VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Microsemi Designer place-androute tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There is one VCOMPLF pin on IGLOO devices.

## Microsemi

IGLOO Low Power Flash FPGAs

Pin NumberAGL060 FunctionPin NumberAGL060 FunctionPin NumberAGL060 FunctionA1GAB2/IO00RSB1A37GBB1/IO25RSB0B24GDC0/IO49FA2IO93RSB1A38GBC0/IO22RSB0B25GNDA3VCCIB1A39VCCIB0B26NCA4GFC1/IO89RSB1A40IO21RSB0B27GCB2/IO45F
A1         GAB2/IO00RSB1         A37         GBB1/IO25RSB0         B24         GDC0/IO49F           A2         IO93RSB1         A38         GBC0/IO22RSB0         B25         GND           A3         VCCIB1         A39         VCCIB0         B26         NC           A4         GFC1/IO89RSB1         A40         IO21RSB0         B27         GCB2/IO45F
A2         IO93RSB1         A38         GBC0/IO22RSB0         B25         GND           A3         VCCIB1         A39         VCCIB0         B26         NC           A4         GFC1/IO89RSB1         A40         IO21RSB0         B27         GCB2/IO45R
A3         VCCIB1         A39         VCCIB0         B26         NC           A4         GFC1/IO89RSB1         A40         IO21RSB0         B27         GCB2/IO45R
A4 GFC1/IO89RSB1 A40 IO21RSB0 B27 GCB2/IO45R
A5 GFB0/IO86RSB1 A41 IO18RSB0 B28 GND
A6 VCCPLF A42 IO15RSB0 B29 GCB0/IO41R
A7 GFA1/IO84RSB1 A43 IO14RSB0 B30 GCC1/IO38F
A8 GFC2/IO81RSB1 A44 IO11RSB0 B31 GND
A9 IO78RSB1 A45 GAB1/IO08RSB0 B32 GBB2/IO30R
A10 VCC A46 NC B33 VMV0
A11 GEB1/IO75RSB1 A47 GAB0/IO07RSB0 B34 GBA0/IO26R
A12 GEA0/IO72RSB1 A48 IO04RSB0 B35 GBC1/IO23R
A13 GEC2/IO69RSB1 B1 IO01RSB1 B36 GND
A14 IO65RSB1 B2 GAC2/IO94RSB1 B37 IO20RSB
A15 VCC B3 GND B38 IO17RSB
A16 IO64RSB1 B4 GFC0/IO88RSB1 B39 GND
A17 IO63RSB1 B5 VCOMPLF B40 IO12RSB
A18 IO62RSB1 B6 GND B41 GAC0/IO09R
A19 IO61RSB1 B7 GFB2/IO82RSB1 B42 GND
A20 IO58RSB1 B8 IO79RSB1 B43 GAA1/IO06R
A21 GDB2/IO55RSB1 B9 GND B44 GNDQ
A22 NC B10 GEB0/IO74RSB1 C1 GAA2/IO02R
A23 GDA2/IO54RSB1 B11 VMV1 C2 IO95RSB
A24 TDI B12 FF/GEB2/IO70RSB C3 VCC
A25 TRST 1 C4 GFB1/IO87R
A26 GDC1/IO48RSB0 B13 IO67RSB1 C5 GFA0/IO85R
A27 VCC B14 GND C6 GFA2/IO83R
A28 IO47RSB0 B15 NC C7 IO80RSB
A29 GCC2/IO46RSB0 B16 NC C8 VCCIB1
A30 GCA2/IO44RSB0 B17 GND C9 GEA1/IO73R
A31 GCA0/IO43RSB0 B18 IO59RSB1 C10 GNDQ
A32 GCB1/IO40RSB0 B19 GDC2/IO56RSB1 C11 GEA2/IO71R
A33 IO36RSB0 B20 GND C12 IO68RSB
A34 VCC B21 GNDQ C13 VCCIB1
A35 IO31RSB0 B22 TMS C14 NC
A36 GBA2/IO28RSB0 B23 TDO C15 NC

## Microsemi

Package Pin Assignments

QN132			
Pin Number	AGL060 Function		
C16	IO60RSB1		
C17	IO57RSB1		
C18	NC		
C19	ТСК		
C20	VMV1		
C21	VPUMP		
C22	VJTAG		
C23	VCCIB0		
C24	NC		
C25	NC		
C26	GCA1/IO42RSB0		
C27	GCC0/IO39RSB0		
C28	VCCIB0		
C29	IO29RSB0		
C30	GNDQ		
C31	GBA1/IO27RSB0		
C32	GBB0/IO24RSB0		
C33	VCC		
C34	IO19RSB0		
C35	IO16RSB0		
C36	IO13RSB0		
C37	GAC1/IO10RSB0		
C38	NC		
C39	GAA0/IO05RSB0		
C40	VMV0		
D1	GND		
D2	GND		
D3	GND		
D4	GND		

## Microsemi

Package Pin Assignments

FG256			
Pin Number	AGL400 Function		
R5	IO123RSB2		
R6	IO118RSB2		
R7	IO112RSB2		
R8	IO106RSB2		
R9	IO100RSB2		
R10	IO96RSB2		
R11	IO89RSB2		
R12	IO85RSB2		
R13	GDB2/IO81RSB2		
R14	TDI		
R15	NC		
R16	TDO		
T1	GND		
T2	IO126RSB2		
Т3	FF/GEB2/IO133RSB2		
T4	IO124RSB2		
T5	IO116RSB2		
T6	IO113RSB2		
T7	IO107RSB2		
Т8	IO105RSB2		
Т9	IO102RSB2		
T10	IO97RSB2		
T11	IO92RSB2		
T12	GDC2/IO82RSB2		
T13	IO86RSB2		
T14	GDA2/IO80RSB2		
T15	TMS		
T16	GND		

FG484				
Pin Number	AGL400 Function			
C21	NC			
C22	VCCIB1			
D1	NC			
D2	NC			
D3	NC			
D4	GND			
D5	GAA0/IO00RSB0			
D6	GAA1/IO01RSB0			
D7	GAB0/IO02RSB0			
D8	IO16RSB0			
D9	IO17RSB0			
D10	IO22RSB0			
D11	IO28RSB0			
D12	IO34RSB0			
D13	IO37RSB0			
D14	IO41RSB0			
D15	IO43RSB0			
D16	GBB1/IO57RSB0			
D17	GBA0/IO58RSB0			
D18	GBA1/IO59RSB0			
D19	GND			
D20	NC			
D21	NC			
D22	NC			
E1	NC			
E2	NC			
E3	GND			
E4	GAB2/IO154UDB3			
E5	GAA2/IO155UDB3			
E6	IO12RSB0			
E7	GAB1/IO03RSB0			
E8	IO13RSB0			
E9	IO14RSB0			
E10	IO21RSB0			
E11	IO27RSB0			
E12	IO32RSB0			

# 5 – Datasheet Information

# List of Changes

The following tables list critical changes that were made in each revision of the IGLOO datasheet.

Revision	Changes	Page
Revision 27 (May 2016)	Added the deleted package FG144 from AGL125 device in "IGLOO Devices" (SAR 79355).	1-I
Revision 26 (March 2016)	<ul> <li>Updated "IGLOO Ordering Information" and "Temperature Grade Offerings" notes by:</li> <li>Replacing Commercial (0°C to +70°C Ambient Temperature) with Commercial (0°C to +85°C Junction Temperature) (SAR 48352).</li> <li>Replacing Industrial (-40°C to +85°C Ambient Temperature) with Industrial (-40°C to +100°C Junction Temperature) (SAR 48352).</li> </ul>	1-III and 1-IV
	Ambient temperature row removed in Table 2-2 (SAR 48352).	2-2
	Updated Table 2-2 note 2 from "To ensure targeted reliability standards are met across ambient and junction operating temperatures, Microsemi recommends that the user follow best design practices using Microsemi's timing and power simulation tools." to "Software Default Junction Temperature Range in the Libero SoC software is set to 0°C to +70°C for commercial, and -40°C to +85°C for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information on custom settings, refer to the New Project Dialog Box in the Libero SoC Online Help." (SAR 77087).	2-2
	Updated Table 2-2 note 9 from "VMV pins must be connected to the corresponding VCCI pins. See the "Pin Descriptions" chapter of the IGLOO FPGA Fabric User Guide for further information." to "VMV and VCCI must be at the same voltage within a given I/O bank. VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" on page 3-1 for further information." (SAR 77087)	2-2
	Added 2 mA drive strengths in tables same as 4 mA (SAR 57179).	NA
	Added reference of Package Mechanical Drawings document in all package pin assignment notes (76777).	NA
Revision 25 (June2015)	Removed package FG144 from AGL060 device in the following tables: "IGLOO Devices", "I/Os Per Package1" and "Temperature Grade Offerings" (SAR 68517)	I, II, and IV
	Removed Package Pin Assignment table of AGL060 device from FG144.(SAR 68517)	-
Revision 24 (March 2014)	Note added for the discontinuance of QN132 package to the following tables: "IGLOO Devices", "I/Os Per Package1", "IGLOO FPGAs Package Sizes Dimensions", and "Temperature Grade Offerings" and "QN132" section (SAR 55117, PDN 1306).	I, II, IV, and 4-28
	Removed packages CS81 and QN132 from AGL250 device in the following tables: "IGLOO Devices", "I/Os Per Package1", and "Temperature Grade Offerings" (SAR 49472).	I, II, and IV