

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 3072 |
| Total RAM Bits | 36864 |
| Number of I/O | 97 |
| Number of Gates | 125000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 144-LBGA |
| Supplier Device Package | 144-FPBGA (13x13) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/agl125v5-fg144i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Product Grade | Programming Cycles | Program Retention (biased/unbiased) | Maximum Storage Temperature T _{STG} (°C) ² | Maximum Operating Junction Temperature T _J (°C) ² |
|---------------|--------------------|--|---|--|
| Commercial | 500 | 20 years | 110 | 100 |
| Industrial | 500 | 20 years | 110 | 100 |

Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature¹

Notes:

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.

2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 on page 2-2 for device operating conditions and absolute limits.

Table 2-4 • Overshoot and Undershoot Limits¹

| VCCI | Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ² | Maximum Overshoot/ Undershoot ² |
|---------------|--|---|
| 2.7 V or less | 10% | 1.4 V |
| F | 5% | 1.49 V |
| 3 V | 10% | 1.1 V |
| F | 5% | 1.19 V |
| 3.3 V | 10% | 0.79 V |
| F | 5% | 0.88 V |
| 3.6 V | 10% | 0.45 V |
| F | 5% | 0.54 V |

Notes:

1. Based on reliability requirements at junction temperature at 85°C.

2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.

3. This table does not provide PCI overshoot/undershoot limits.

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

IGLOO I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.2 V Ramping down (V5 Devices): 0.5 V < trip_point_down < 1.1 V Ramping up (V2 devices): 0.75 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.65 V < trip_point_down < 0.95 V

VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.1 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.0 V




Figure 2-5 • Output Buffer Model and Delays (example)

Table 2-43 • I/O Short Currents IOSH/IOSL Applicable to Standard Plus I/O Banks

| | Drive Strength | IOSL (mA)* | IOSH (mA)* |
|----------------------------|-----------------------------|------------------------------|------------------------------|
| 3.3 V LVTTL / 3.3 V LVCMOS | 2 mA | 25 | 27 |
| | 4 mA | 25 | 27 |
| | 6 mA | 51 | 54 |
| | 8 mA | 51 | 54 |
| | 12 mA | 103 | 109 |
| | 16 mA | 103 | 109 |
| 3.3 V LVCMOS Wide Range | 100 μA | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 16 | 18 |
| | 4 mA | 16 | 18 |
| | 6 mA | 32 | 37 |
| | 8 mA | 32 | 37 |
| | 12 mA | 65 | 74 |
| 1.8 V LVCMOS | 2 mA | 9 | 11 |
| | 4 mA | 17 | 22 |
| | 6 mA | 35 | 44 |
| | 8 mA | 35 | 44 |
| 1.5 V LVCMOS | 2 mA | 13 | 16 |
| | 4 mA | 25 | 33 |
| 1.2 V LVCMOS | 2 mA | 20 | 26 |
| 1.2 V LVCMOS Wide Range | 100 μA | 20 | 26 |
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 103 | 109 |

Note: $^{*}T_{J} = 100^{\circ}C$

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-83 •2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V
Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{ZHS} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 2 mA | Std. | 0.97 | 4.96 | 0.18 | 1.08 | 0.66 | 5.06 | 4.59 | 2.26 | 2.00 | 8.66 | 8.19 | ns |
| 4 mA | Std. | 0.97 | 4.96 | 0.18 | 1.08 | 0.66 | 5.06 | 4.59 | 2.26 | 2.00 | 8.66 | 8.19 | ns |
| 6 mA | Std. | 0.97 | 4.15 | 0.18 | 1.08 | 0.66 | 4.24 | 3.94 | 2.54 | 2.51 | 7.83 | 7.53 | ns |
| 8 mA | Std. | 0.97 | 4.15 | 0.18 | 1.08 | 0.66 | 4.24 | 3.94 | 2.54 | 2.51 | 7.83 | 7.53 | ns |
| 12 mA | Std. | 0.97 | 3.57 | 0.18 | 1.08 | 0.66 | 3.65 | 3.47 | 2.73 | 2.84 | 7.24 | 7.06 | ns |
| 16 mA | Std. | 0.97 | 3.39 | 0.18 | 1.08 | 0.66 | 3.46 | 3.36 | 2.78 | 2.92 | 7.06 | 6.95 | ns |
| 24 mA | Std. | 0.97 | 3.38 | 0.18 | 1.08 | 0.66 | 3.38 | 3.38 | 2.83 | 3.25 | 6.98 | 6.98 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-84 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{ZHS} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 2 mA | Std. | 0.97 | 2.77 | 0.18 | 1.08 | 0.66 | 2.83 | 2.60 | 2.26 | 2.08 | 6.42 | 6.19 | ns |
| 4 mA | Std. | 0.97 | 2.77 | 0.18 | 1.08 | 0.66 | 2.83 | 2.60 | 2.26 | 2.08 | 6.42 | 6.19 | ns |
| 6 mA | Std. | 0.97 | 2.34 | 0.18 | 1.08 | 0.66 | 2.39 | 2.08 | 2.54 | 2.60 | 5.99 | 5.68 | ns |
| 8 mA | Std. | 0.97 | 2.34 | 0.18 | 1.08 | 0.66 | 2.39 | 2.08 | 2.54 | 2.60 | 5.99 | 5.68 | ns |
| 12 mA | Std. | 0.97 | 2.09 | 0.18 | 1.08 | 0.66 | 2.14 | 1.83 | 2.73 | 2.93 | 5.73 | 5.43 | ns |
| 16 mA | Std. | 0.97 | 2.05 | 0.18 | 1.08 | 0.66 | 2.09 | 1.78 | 2.78 | 3.02 | 5.69 | 5.38 | ns |
| 24 mA | Std. | 0.97 | 2.06 | 0.18 | 1.08 | 0.66 | 2.10 | 1.72 | 2.83 | 3.35 | 5.70 | 5.32 | ns |

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-85 •2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V
Applicable to Standard Plus Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | t _{ZLS} | t _{ZHS} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 2 mA | Std. | 0.97 | 4.42 | 0.18 | 1.08 | 0.66 | 4.51 | 4.10 | 1.96 | 1.85 | 8.10 | 7.69 | ns |
| 4 mA | Std. | 0.97 | 4.42 | 0.18 | 1.08 | 0.66 | 4.51 | 4.10 | 1.96 | 1.85 | 8.10 | 7.69 | ns |
| 6 mA | Std. | 0.97 | 3.62 | 0.18 | 1.08 | 0.66 | 3.70 | 3.52 | 2.21 | 2.32 | 7.29 | 7.11 | ns |
| 8 mA | Std. | 0.97 | 3.62 | 0.18 | 1.08 | 0.66 | 3.70 | 3.52 | 2.21 | 2.32 | 7.29 | 7.11 | ns |
| 12 mA | Std. | 0.97 | 3.09 | 0.18 | 1.08 | 0.66 | 3.15 | 3.09 | 2.39 | 2.61 | 6.74 | 6.68 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.




Figure 2-22 • Input DDR Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-164 • Input DDR Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|-------------------------|--|--------|-------|
| t _{DDRICLKQ1} | Clock-to-Out Out_QR for Input DDR | 0.48 | ns |
| t _{DDRICLKQ2} | Clock-to-Out Out_QF for Input DDR | 0.65 | ns |
| t _{DDRISUD1} | Data Setup for Input DDR (negedge) | 0.50 | ns |
| t _{DDRISUD2} | Data Setup for Input DDR (posedge) | 0.40 | ns |
| t _{DDRIHD1} | Data Hold for Input DDR (negedge) | 0.00 | ns |
| t _{DDRIHD2} | Data Hold for Input DDR (posedge) | 0.00 | ns |
| t _{DDRICLR2Q1} | Asynchronous Clear-to-Out Out_QR for Input DDR | 0.82 | ns |
| t _{DDRICLR2Q2} | Asynchronous Clear-to-Out Out_QF for Input DDR | 0.98 | ns |
| t _{DDRIREMCLR} | Asynchronous Clear Removal Time for Input DDR | 0.00 | ns |
| t _{DDRIRECCLR} | Asynchronous Clear Recovery Time for Input DDR | 0.23 | ns |
| t _{DDRIWCLR} | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.19 | ns |
| t _{DDRICKMPWH} | Clock Minimum Pulse Width High for Input DDR | 0.31 | ns |
| t _{DDRICKMPWL} | Clock Minimum Pulse Width Low for Input DDR | 0.28 | ns |
| F _{DDRIMAX} | Maximum Frequency for Input DDR | 250.00 | MHz |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-169 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Combinatorial Cell | Equation | Parameter | Std. | Units |
|--------------------|---------------------------|-----------------|------|-------|
| INV | Y =!A | t _{PD} | 0.80 | ns |
| AND2 | $Y=A\cdotB$ | t _{PD} | 0.84 | ns |
| NAND2 | Y =!(A · B) | t _{PD} | 0.90 | ns |
| OR2 | Y = A + B | t _{PD} | 1.19 | ns |
| NOR2 | Y = !(A + B) | t _{PD} | 1.10 | ns |
| XOR2 | Y = A ⊕ B | t _{PD} | 1.37 | ns |
| MAJ3 | Y = MAJ(A, B, C) | t _{PD} | 1.33 | ns |
| XOR3 | $Y = A \oplus B \oplus C$ | t _{PD} | 1.79 | ns |
| MUX2 | Y = A !S + B S | t _{PD} | 1.48 | ns |
| AND3 | $Y = A \cdot B \cdot C$ | t _{PD} | 1.21 | ns |


Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-170 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

| Combinatorial Cell | Equation | Parameter | Std. | Units |
|--------------------|---------------------------|-----------------|------|-------|
| INV | Y = !A | t _{PD} | 1.34 | ns |
| AND2 | $Y = A \cdot B$ | t _{PD} | 1.43 | ns |
| NAND2 | $Y = !(A \cdot B)$ | t _{PD} | 1.59 | ns |
| OR2 | Y = A + B | t _{PD} | 2.30 | ns |
| NOR2 | Y = !(A + B) | t _{PD} | 2.07 | ns |
| XOR2 | Y = A ⊕ B | t _{PD} | 2.46 | ns |
| MAJ3 | Y = MAJ(A, B, C) | t _{PD} | 2.46 | ns |
| XOR3 | $Y = A \oplus B \oplus C$ | t _{PD} | 3.12 | ns |
| MUX2 | Y = A !S + B S | t _{PD} | 2.83 | ns |
| AND3 | $Y = A \cdot B \cdot C$ | t _{PD} | 2.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.





Timing Characteristics

1.5 V DC Core Voltage

Table 2-171 • Register Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|---------------------|---|------|-------|
| t _{CLKQ} | Clock-to-Q of the Core Register | 0.89 | ns |
| t _{SUD} | Data Setup Time for the Core Register | 0.81 | ns |
| t _{HD} | Data Hold Time for the Core Register | 0.00 | ns |
| t _{SUE} | Enable Setup Time for the Core Register | 0.73 | ns |
| t _{HE} | Enable Hold Time for the Core Register | 0.00 | ns |
| t _{CLR2Q} | Asynchronous Clear-to-Q of the Core Register | 0.60 | ns |
| t _{PRE2Q} | Asynchronous Preset-to-Q of the Core Register | 0.62 | ns |
| t _{REMCLR} | Asynchronous Clear Removal Time for the Core Register | 0.00 | ns |
| t _{RECCLR} | Asynchronous Clear Recovery Time for the Core Register | 0.24 | ns |
| t _{REMPRE} | Asynchronous Preset Removal Time for the Core Register | 0.00 | ns |
| t _{RECPRE} | Asynchronous Preset Recovery Time for the Core Register | 0.23 | ns |
| t _{WCLR} | Asynchronous Clear Minimum Pulse Width for the Core Register | 0.30 | ns |
| t _{WPRE} | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.30 | ns |
| t _{CKMPWH} | Clock Minimum Pulse Width High for the Core Register | 0.56 | ns |
| t _{CKMPWL} | Clock Minimum Pulse Width Low for the Core Register | 0.56 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-181 • AGL015 Global ResourceCommercial-Case Conditions: TJ = 70°C, VCC = 1.14 V

| | | S | td. | |
|----------------------|---|-------------------|-------------------|-------|
| Parameter | Description | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | 1.79 | 2.09 | ns |
| t _{RCKH} | Input High Delay for Global Clock | 1.87 | 2.26 | ns |
| t _{RCKMPWH} | Minimum Pulse Width High for Global Clock | 1.40 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width Low for Global Clock | 1.65 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | 0.39 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-182 • AGL030 Global Resource

Commercial-Case Conditions: $T_J = 70^{\circ}C$, VCC = 1.14 V

| | | S | Std. | |
|----------------------|---|-------------------|-------------------|-------|
| Parameter | Description | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | 1.80 | 2.09 | ns |
| t _{RCKH} | Input High Delay for Global Clock | 1.88 | 2.27 | ns |
| t _{RCKMPWH} | Minimum Pulse Width High for Global Clock | 1.40 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width Low for Global Clock | 1.65 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | 0.39 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

1.2 V DC Core Voltage


Table 2-196 • FIFO

Worst Commercial-Case Conditions: $T_J = 70^{\circ}C$, VCC = 1.14 V

| Parameter | Description | Std. | Units |
|----------------------|---|-------|-------|
| t _{ENS} | REN, WEN Setup Time | 4.13 | ns |
| t _{ENH} | REN, WEN Hold Time | 0.31 | ns |
| t _{BKS} | BLK Setup Time | 0.47 | ns |
| t _{BKH} | BLK Hold Time | 0.00 | ns |
| t _{DS} | Input Data (WD) Setup Time | 1.56 | ns |
| t _{DH} | Input Data (WD) Hold Time | 0.49 | ns |
| t _{CKQ1} | Clock High to New Data Valid on RD (flow-through) | 6.80 | ns |
| t _{CKQ2} | Clock High to New Data Valid on RD (pipelined) | 3.62 | ns |
| t _{RCKEF} | RCLK High to Empty Flag Valid | 7.23 | ns |
| t _{WCKFF} | WCLK High to Full Flag Valid | 6.85 | ns |
| t _{CKAF} | Clock High to Almost Empty/Full Flag Valid | 26.61 | ns |
| t _{RSTFG} | RESET Low to Empty/Full Flag Valid | 7.12 | ns |
| t _{RSTAF} | RESET Low to Almost Empty/Full Flag Valid | 26.33 | ns |
| t _{RSTBQ} | RESET Low to Data Out Low on RD (flow-through) | 4.09 | ns |
| | RESET Low to Data Out Low on RD (pipelined) | 4.09 | ns |
| t _{REMRSTB} | RESET Removal | 1.23 | ns |
| t _{RECRSTB} | RESET Recovery | 6.58 | ns |
| t _{MPWRSTB} | RESET Minimum Pulse Width | 1.18 | ns |
| t _{CYC} | Clock Cycle Time | 10.90 | ns |
| F _{MAX} | Maximum Frequency for FIFO | 92 | MHz |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.






Note: This is the bottom view of the package.

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



Notes:

- 1. This is the bottom view of the package.
- 2. The die attach paddle center of the package is tied to ground (GND).

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

| VQ100 | | VQ100 | | VQ100 | |
|------------|-----------------|------------|-----------------|------------|-----------------|
| Pin Number | AGL030 Function | Pin Number | AGL030 Function | Pin Number | AGL030 Function |
| 1 | GND | 37 | VCC | 73 | IO27RSB0 |
| 2 | IO82RSB1 | 38 | GND | 74 | IO26RSB0 |
| 3 | IO81RSB1 | 39 | VCCIB1 | 75 | IO25RSB0 |
| 4 | IO80RSB1 | 40 | IO49RSB1 | 76 | IO24RSB0 |
| 5 | IO79RSB1 | 41 | IO47RSB1 | 77 | IO23RSB0 |
| 6 | IO78RSB1 | 42 | IO46RSB1 | 78 | IO22RSB0 |
| 7 | IO77RSB1 | 43 | IO45RSB1 | 79 | IO21RSB0 |
| 8 | IO76RSB1 | 44 | IO44RSB1 | 80 | IO20RSB0 |
| 9 | GND | 45 | IO43RSB1 | 81 | IO19RSB0 |
| 10 | IO75RSB1 | 46 | IO42RSB1 | 82 | IO18RSB0 |
| 11 | IO74RSB1 | 47 | ТСК | 83 | IO17RSB0 |
| 12 | GEC0/IO73RSB1 | 48 | TDI | 84 | IO16RSB0 |
| 13 | GEA0/IO72RSB1 | 49 | TMS | 85 | IO15RSB0 |
| 14 | GEB0/IO71RSB1 | 50 | NC | 86 | IO14RSB0 |
| 15 | IO70RSB1 | 51 | GND | 87 | VCCIB0 |
| 16 | IO69RSB1 | 52 | VPUMP | 88 | GND |
| 17 | VCC | 53 | NC | 89 | VCC |
| 18 | VCCIB1 | 54 | TDO | 90 | IO12RSB0 |
| 19 | IO68RSB1 | 55 | TRST | 91 | IO10RSB0 |
| 20 | IO67RSB1 | 56 | VJTAG | 92 | IO08RSB0 |
| 21 | IO66RSB1 | 57 | IO41RSB0 | 93 | IO07RSB0 |
| 22 | IO65RSB1 | 58 | IO40RSB0 | 94 | IO06RSB0 |
| 23 | IO64RSB1 | 59 | IO39RSB0 | 95 | IO05RSB0 |
| 24 | IO63RSB1 | 60 | IO38RSB0 | 96 | IO04RSB0 |
| 25 | IO62RSB1 | 61 | IO37RSB0 | 97 | IO03RSB0 |
| 26 | IO61RSB1 | 62 | IO36RSB0 | 98 | IO02RSB0 |
| 27 | FF/IO60RSB1 | 63 | GDB0/IO34RSB0 | 99 | IO01RSB0 |
| 28 | IO59RSB1 | 64 | GDA0/IO33RSB0 | 100 | IO00RSB0 |
| 29 | IO58RSB1 | 65 | GDC0/IO32RSB0 | L | |
| 30 | IO57RSB1 | 66 | VCCIB0 | | |
| 31 | IO56RSB1 | 67 | GND | | |
| 32 | IO55RSB1 | 68 | VCC | | |
| 33 | IO54RSB1 | 69 | IO31RSB0 | | |
| 34 | IO53RSB1 | 70 | IO30RSB0 | | |
| 35 | IO52RSB1 | 71 | IO29RSB0 | | |
| 36 | IO51RSB1 | 72 | IO28RSB0 | | |

| FG144 | | | |
|----------------------------|-------------------|--|--|
| Pin Number AGL600 Function | | | |
| K1 | GEB0/IO145NDB3 | | |
| K2 | GEA1/IO144PDB3 | | |
| K3 | GEA0/IO144NDB3 | | |
| K4 | GEA2/IO143RSB2 | | |
| K5 | IO119RSB2 | | |
| K6 | IO111RSB2 | | |
| K7 | GND | | |
| K8 | IO94RSB2 | | |
| K9 | GDC2/IO91RSB2 | | |
| K10 | GND | | |
| K11 | GDA0/IO88NDB1 | | |
| K12 | GDB0/IO87NDB1 | | |
| L1 | GND | | |
| L2 | VMV3 | | |
| L3 | FF/GEB2/IO142RSB2 | | |
| L4 | IO136RSB2 | | |
| L5 | VCCIB2 | | |
| L6 | IO115RSB2 | | |
| L7 | IO103RSB2 | | |
| L8 | IO97RSB2 | | |
| L9 | TMS | | |
| L10 | VJTAG | | |
| L11 | VMV2 | | |
| L12 | TRST | | |
| M1 | GNDQ | | |
| M2 | GEC2/IO141RSB2 | | |
| M3 | IO138RSB2 | | |
| M4 | IO123RSB2 | | |
| M5 | IO126RSB2 | | |
| M6 | IO134RSB2 | | |
| M7 | IO108RSB2 | | |
| M8 | IO99RSB2 | | |
| M9 | TDI | | |
| M10 | VCCIB2 | | |
| M11 | VPUMP | | |
| M12 | GNDQ | | |

| FG144 | | | | |
|------------|-------------------|--|--|--|
| Pin Number | AGL1000 Function | | | |
| K1 | GEB0/IO189NDB3 | | | |
| K2 | GEA1/IO188PDB3 | | | |
| K3 | GEA0/IO188NDB3 | | | |
| K4 | GEA2/IO187RSB2 | | | |
| K5 | IO169RSB2 | | | |
| K6 | IO152RSB2 | | | |
| K7 | GND | | | |
| K8 | IO117RSB2 | | | |
| K9 | GDC2/IO116RSB2 | | | |
| K10 | GND | | | |
| K11 | GDA0/IO113NDB1 | | | |
| K12 | GDB0/IO112NDB1 | | | |
| L1 | GND | | | |
| L2 | VMV3 | | | |
| L3 | FF/GEB2/IO186RSB2 | | | |
| L4 | IO172RSB2 | | | |
| L5 | VCCIB2 | | | |
| L6 | IO153RSB2 | | | |
| L7 | IO144RSB2 | | | |
| L8 | IO140RSB2 | | | |
| L9 | TMS | | | |
| L10 | VJTAG | | | |
| L11 | VMV2 | | | |
| L12 | TRST | | | |
| M1 | GNDQ | | | |
| M2 | GEC2/IO185RSB2 | | | |
| M3 | IO173RSB2 | | | |
| M4 | IO168RSB2 | | | |
| M5 | IO161RSB2 | | | |
| M6 | IO156RSB2 | | | |
| M7 | IO145RSB2 | | | |
| M8 | IO141RSB2 | | | |
| M9 | TDI | | | |
| M10 | VCCIB2 | | | |
| M11 | VPUMP | | | |
| M12 | GNDQ | | | |

| FG256 | | | |
|------------|-------------------|--|--|
| Pin Number | AGL400 Function | | |
| R5 | IO123RSB2 | | |
| R6 | IO118RSB2 | | |
| R7 | IO112RSB2 | | |
| R8 | IO106RSB2 | | |
| R9 | IO100RSB2 | | |
| R10 | IO96RSB2 | | |
| R11 | IO89RSB2 | | |
| R12 | IO85RSB2 | | |
| R13 | GDB2/IO81RSB2 | | |
| R14 | TDI | | |
| R15 | NC | | |
| R16 | TDO | | |
| T1 | GND | | |
| T2 | IO126RSB2 | | |
| Т3 | FF/GEB2/IO133RSB2 | | |
| T4 | IO124RSB2 | | |
| T5 | IO116RSB2 | | |
| T6 | IO113RSB2 | | |
| T7 | IO107RSB2 | | |
| T8 | IO105RSB2 | | |
| Т9 | IO102RSB2 | | |
| T10 | IO97RSB2 | | |
| T11 | IO92RSB2 | | |
| T12 | GDC2/IO82RSB2 | | |
| T13 | IO86RSB2 | | |
| T14 | GDA2/IO80RSB2 | | |
| T15 | TMS | | |
| T16 | GND | | |



| FG484 | | | |
|----------------------------|----------|--|--|
| Pin Number AGL400 Function | | | |
| A1 | GND | | |
| A2 | GND | | |
| A3 | VCCIB0 | | |
| A4 | NC | | |
| A5 | NC | | |
| A6 | IO15RSB0 | | |
| A7 | IO18RSB0 | | |
| A8 | NC | | |
| A9 | NC | | |
| A10 | IO23RSB0 | | |
| A11 | IO29RSB0 | | |
| A12 | IO35RSB0 | | |
| A13 | IO36RSB0 | | |
| A14 | NC | | |
| A15 | NC | | |
| A16 | IO50RSB0 | | |
| A17 | IO51RSB0 | | |
| A18 | NC | | |
| A19 | NC | | |
| A20 | VCCIB0 | | |
| A21 | GND | | |
| A22 | GND | | |
| AA1 | GND | | |
| AA2 | VCCIB3 | | |
| AA3 | NC | | |
| AA4 | NC | | |
| AA5 | NC | | |
| AA6 | NC | | |
| AA7 | NC | | |
| AA8 | NC | | |
| AA9 | NC | | |
| AA10 | NC | | |
| AA11 | NC | | |
| AA12 | NC | | |
| AA13 | NC | | |
| AA14 | NC | | |

| FG484 | | | | |
|------------|-----------------|--|--|--|
| Pin Number | AGL400 Function | | | |
| G5 | IO151UDB3 | | | |
| G6 | GAC2/IO153UDB3 | | | |
| G7 | IO06RSB0 | | | |
| G8 | GNDQ | | | |
| G9 | IO10RSB0 | | | |
| G10 | IO19RSB0 | | | |
| G11 | IO26RSB0 | | | |
| G12 | IO30RSB0 | | | |
| G13 | IO40RSB0 | | | |
| G14 | IO46RSB0 | | | |
| G15 | GNDQ | | | |
| G16 | IO47RSB0 | | | |
| G17 | GBB2/IO61PPB1 | | | |
| G18 | IO53RSB0 | | | |
| G19 | IO63NDB1 | | | |
| G20 | NC | | | |
| G21 | NC | | | |
| G22 | NC | | | |
| H1 | NC | | | |
| H2 | NC | | | |
| H3 | VCC | | | |
| H4 | IO150PDB3 | | | |
| H5 | IO08RSB0 | | | |
| H6 | IO153VDB3 | | | |
| H7 | IO152VDB3 | | | |
| H8 | VMV0 | | | |
| H9 | VCCIB0 | | | |
| H10 | VCCIB0 | | | |
| H11 | IO25RSB0 | | | |
| H12 | IO31RSB0 | | | |
| H13 | VCCIB0 | | | |
| H14 | VCCIB0 | | | |
| H15 | VMV1 | | | |
| H16 | GBC2/IO62PDB1 | | | |
| H17 | IO65RSB1 | | | |
| H18 | IO52RSB0 | | | |

| FG484 | | | |
|------------|-----------------|--|--|
| Pin Number | AGL600 Function | | |
| U1 | IO149PDB3 | | |
| U2 | IO149NDB3 | | |
| U3 | NC | | |
| U4 | GEB1/IO145PDB3 | | |
| U5 | GEB0/IO145NDB3 | | |
| U6 | VMV2 | | |
| U7 | IO138RSB2 | | |
| U8 | IO136RSB2 | | |
| U9 | IO131RSB2 | | |
| U10 | IO124RSB2 | | |
| U11 | IO119RSB2 | | |
| U12 | IO107RSB2 | | |
| U13 | IO104RSB2 | | |
| U14 | IO97RSB2 | | |
| U15 | VMV1 | | |
| U16 | ТСК | | |
| U17 | VPUMP | | |
| U18 | TRST | | |
| U19 | GDA0/IO88NDB1 | | |
| U20 | NC | | |
| U21 | IO83NDB1 | | |
| U22 | NC | | |
| V1 | NC | | |
| V2 | NC | | |
| V3 | GND | | |
| V4 | GEA1/IO144PDB3 | | |
| V5 | GEA0/IO144NDB3 | | |
| V6 | IO139RSB2 | | |
| V7 | GEC2/IO141RSB2 | | |
| V8 | IO132RSB2 | | |
| V9 | IO127RSB2 | | |
| V10 | IO121RSB2 | | |
| V11 | IO114RSB2 | | |
| V12 | IO109RSB2 | | |
| V13 | IO105RSB2 | | |
| V14 | IO98RSB2 | | |

| FG484 | | | |
|------------|------------------|--|--|
| Pin Number | AGL1000 Function | | |
| Y7 | IO174RSB2 | | |
| Y8 | VCC | | |
| Y9 | VCC | | |
| Y10 | IO154RSB2 | | |
| Y11 | IO148RSB2 | | |
| Y12 | IO140RSB2 | | |
| Y13 | NC | | |
| Y14 | VCC | | |
| Y15 | VCC | | |
| Y16 | NC | | |
| Y17 | NC | | |
| Y18 | GND | | |
| Y19 | NC | | |
| Y20 | NC | | |
| Y21 | NC | | |
| Y22 | VCCIB1 | | |

IGLOO Low Power Flash FPGAs

| Revision / Version | Changes | Page |
|--|---|------------------|
| Revision 3 (Feb 2008) Product Brief rev. 2 | This document was updated to include AGL015 device information. QN68 is a new package offered in the AGL015. The following sections were updated: "Features and Benefits" "IGLOO Ordering Information" "Temperature Grade Offerings" "IGLOO Devices" Product Family Table Table 1 • IGLOO FPGAs Package Sizes Dimensions "AGL015 and AGL030" note The "Temperature Grade Offerings" table was updated to include M1AGL600. In the "IGLOO Ordering Information" table, the QN package measurements were updated to include both 0.4 mm and 0.5 mm. | N/A IV III |
| | In the "General Description" section, the number of I/Os was updated from 288 to 300. | 1-1 |
| Packaging v1.2 | The "QN68" section is new. | 4-25 |
| Revision 2 (Jan 2008) Packaging v1.1 | The "CS196" package and pin table was added for AGL125. | 4-10 |
| Revision 1 (Jan 2008) Product Brief rev. 1 | The "Low Power" section was updated to change the description of low power active FPGA operation to "from 12 μ W" from "from 25 μ W." The same update was made in the "General Description" section and the "Flash*Freeze Technology" section. | l, 1-1 |
| Revision 0 (Jan 2008) | This document was previously in datasheet Advance v0.7. As a result of moving to the handbook format, Actel has restarted the numbering. | N/A |
| Advance v0.7 (December 2007) | Table 1 • IGLOO Product Family, the "I/Os Per Package1" table, and the Temperature Grade Offerings table were updated to reflect the following: CS196 is now supported for AGL250; device/package support for QN132 is to be determined for AGL250; the CS281 package was added for AGL600 and AGL1000. | i, ii, iv |
| | Table 2 • IGLOO FPGAs Package Sizes Dimensions is new, and package sizes were removed from the "I/Os Per Package1" table. | ii |
| | The "I/Os Per Package1"table was updated to reflect 77 instead of 79 single- ended I/Os for the VG100 package for AGL030. | ii |
| | The "Timing Model" was updated to be consistent with the revised timing numbers. | 2-20 |
| | In Table 2-27 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings, T_J was changed to T_A in notes 1 and 2. | 2-26 |
| | All AC Loading figures for single-ended I/O standards were changed from Datapaths at 35 pF to 5 pF. | N/A |
| | The "1.2 V LVCMOS (JESD8-12A)" section is new. | 2-74 |
| | This document was previously in datasheet Advance v0.7. As a result of moving to the handbook format, Actel has restarted the version numbers. The new version number is Advance v0.1. | N/A |
| | Table 2-4 • IGLOO CCC/PLL Specification and Table 2-5 • IGLOO CCC/PLL Specification were updated. | 2-19, 2-20 |