




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                                 |
| Number of Logic Elements/Cells | 6144                                                                                                                                                              |
| Total RAM Bits                 | 36864                                                                                                                                                             |
| Number of I/O                  | 143                                                                                                                                                               |
| Number of Gates                | 250000                                                                                                                                                            |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                                   |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                                                   |
| Package / Case                 | 196-TFBGA, CSBGA                                                                                                                                                  |
| Supplier Device Package        | 196-CSP (8x8)                                                                                                                                                     |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/agl250v5-csg196">https://www.e-xfl.com/product-detail/microchip-technology/agl250v5-csg196</a> |

**Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature<sup>1</sup>**

| Product Grade | Programming Cycles | Program Retention (biased/unbiased) | Maximum Storage Temperature T <sub>STG</sub> (°C) <sup>2</sup> | Maximum Operating Junction Temperature T <sub>J</sub> (°C) <sup>2</sup> |
|---------------|--------------------|-------------------------------------|----------------------------------------------------------------|-------------------------------------------------------------------------|
| Commercial    | 500                | 20 years                            | 110                                                            | 100                                                                     |
| Industrial    | 500                | 20 years                            | 110                                                            | 100                                                                     |

Notes:

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 on page 2-2 for device operating conditions and absolute limits.

**Table 2-4 • Overshoot and Undershoot Limits<sup>1</sup>**

| VCCI          | Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle <sup>2</sup> | Maximum Overshoot/Undershoot <sup>2</sup> |
|---------------|-----------------------------------------------------------------------------------------------|-------------------------------------------|
| 2.7 V or less | 10%                                                                                           | 1.4 V                                     |
|               | 5%                                                                                            | 1.49 V                                    |
| 3 V           | 10%                                                                                           | 1.1 V                                     |
|               | 5%                                                                                            | 1.19 V                                    |
| 3.3 V         | 10%                                                                                           | 0.79 V                                    |
|               | 5%                                                                                            | 0.88 V                                    |
| 3.6 V         | 10%                                                                                           | 0.45 V                                    |
|               | 5%                                                                                            | 0.54 V                                    |

Notes:

1. Based on reliability requirements at junction temperature at 85°C.
2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.
3. This table does not provide PCI overshoot/undershoot limits.

## I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

IGLOO I/Os are activated only if ALL of the following three conditions are met:

1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5).
2. VCCI > VCC – 0.75 V (typical)
3. Chip is in the operating mode.

### VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip\_point\_up < 1.2 V

Ramping down (V5 Devices): 0.5 V < trip\_point\_down < 1.1 V

Ramping up (V2 devices): 0.75 V < trip\_point\_up < 1.05 V

Ramping down (V2 devices): 0.65 V < trip\_point\_down < 0.95 V

### VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip\_point\_up < 1.1 V

Ramping down (V5 devices): 0.5 V < trip\_point\_down < 1.0 V




Figure 2-6 • Tristate Output Buffer Timing Model and Delays (example)

**Table 2-43 • I/O Short Currents IOSH/IOSL**  
**Applicable to Standard Plus I/O Banks**

|                             | Drive Strength              | IOSL (mA)*                   | IOSH (mA)*                   |
|-----------------------------|-----------------------------|------------------------------|------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 2 mA                        | 25                           | 27                           |
|                             | 4 mA                        | 25                           | 27                           |
|                             | 6 mA                        | 51                           | 54                           |
|                             | 8 mA                        | 51                           | 54                           |
|                             | 12 mA                       | 103                          | 109                          |
|                             | 16 mA                       | 103                          | 109                          |
| 3.3 V LVCMOS Wide Range     | 100 $\mu$ A                 | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS                | 2 mA                        | 16                           | 18                           |
|                             | 4 mA                        | 16                           | 18                           |
|                             | 6 mA                        | 32                           | 37                           |
|                             | 8 mA                        | 32                           | 37                           |
|                             | 12 mA                       | 65                           | 74                           |
| 1.8 V LVCMOS                | 2 mA                        | 9                            | 11                           |
|                             | 4 mA                        | 17                           | 22                           |
|                             | 6 mA                        | 35                           | 44                           |
|                             | 8 mA                        | 35                           | 44                           |
| 1.5 V LVCMOS                | 2 mA                        | 13                           | 16                           |
|                             | 4 mA                        | 25                           | 33                           |
| 1.2 V LVCMOS                | 2 mA                        | 20                           | 26                           |
| 1.2 V LVCMOS Wide Range     | 100 $\mu$ A                 | 20                           | 26                           |
| 3.3 V PCI/PCI-X             | Per PCI/PCI-X specification | 103                          | 109                          |

Note: \* $T_J = 100^{\circ}\text{C}$

**Applies to 1.2 V DC Core Voltage**

**Table 2-57 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 5.12     | 0.26      | 0.98     | 1.10       | 5.20     | 4.46     | 2.81     | 3.02     | 10.99     | 10.25     | ns    |
| 4 mA           | Std.        | 1.55       | 5.12     | 0.26      | 0.98     | 1.10       | 5.20     | 4.46     | 2.81     | 3.02     | 10.99     | 10.25     | ns    |
| 6 mA           | Std.        | 1.55       | 4.38     | 0.26      | 0.98     | 1.10       | 4.45     | 3.93     | 3.07     | 3.48     | 10.23     | 9.72      | ns    |
| 8 mA           | Std.        | 1.55       | 4.38     | 0.26      | 0.98     | 1.10       | 4.45     | 3.93     | 3.07     | 3.48     | 10.23     | 9.72      | ns    |
| 12 mA          | Std.        | 1.55       | 3.85     | 0.26      | 0.98     | 1.10       | 3.91     | 3.53     | 3.24     | 3.77     | 9.69      | 9.32      | ns    |
| 16 mA          | Std.        | 1.55       | 3.69     | 0.26      | 0.98     | 1.10       | 3.75     | 3.44     | 3.28     | 3.84     | 9.54      | 9.23      | ns    |
| 24 mA          | Std.        | 1.55       | 3.61     | 0.26      | 0.98     | 1.10       | 3.67     | 3.46     | 3.33     | 4.13     | 9.45      | 9.24      | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-58 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Advanced I/O Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 3.33     | 0.26      | 0.98     | 1.10       | 3.38     | 2.75     | 2.82     | 3.18     | 9.17      | 8.54      | ns    |
| 4 mA           | Std.        | 1.55       | 3.33     | 0.26      | 0.98     | 1.10       | 3.38     | 2.75     | 2.82     | 3.18     | 9.17      | 8.54      | ns    |
| 6 mA           | Std.        | 1.55       | 2.91     | 0.26      | 0.98     | 1.10       | 2.95     | 2.37     | 3.07     | 3.64     | 8.73      | 8.15      | ns    |
| 8 mA           | Std.        | 1.55       | 2.91     | 0.26      | 0.98     | 1.10       | 2.95     | 2.37     | 3.07     | 3.64     | 8.73      | 8.15      | ns    |
| 12 mA          | Std.        | 1.55       | 2.67     | 0.26      | 0.98     | 1.10       | 2.71     | 2.18     | 3.25     | 3.93     | 8.50      | 7.97      | ns    |
| 16 mA          | Std.        | 1.55       | 2.63     | 0.26      | 0.98     | 1.10       | 2.67     | 2.14     | 3.28     | 4.01     | 8.45      | 7.93      | ns    |
| 24 mA          | Std.        | 1.55       | 2.65     | 0.26      | 0.98     | 1.10       | 2.69     | 2.10     | 3.33     | 4.31     | 8.47      | 7.89      | ns    |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-59 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage**  
**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 4.56     | 0.26      | 0.97     | 1.10       | 4.63     | 3.98     | 2.54     | 2.83     | 10.42     | 9.76      | ns    |
| 4 mA           | Std.        | 1.55       | 4.56     | 0.26      | 0.97     | 1.10       | 4.63     | 3.98     | 2.54     | 2.83     | 10.42     | 9.76      | ns    |
| 6 mA           | Std.        | 1.55       | 3.84     | 0.26      | 0.97     | 1.10       | 3.90     | 3.50     | 2.77     | 3.24     | 9.69      | 9.29      | ns    |
| 8 mA           | Std.        | 1.55       | 3.84     | 0.26      | 0.97     | 1.10       | 3.90     | 3.50     | 2.77     | 3.24     | 9.69      | 9.29      | ns    |
| 12 mA          | Std.        | 1.55       | 3.35     | 0.26      | 0.97     | 1.10       | 3.40     | 3.13     | 2.93     | 3.51     | 9.19      | 8.91      | ns    |
| 16 mA          | Std.        | 1.55       | 3.35     | 0.26      | 0.97     | 1.10       | 3.40     | 3.13     | 2.93     | 3.51     | 9.19      | 8.91      | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

## 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

**Table 2-95 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Advanced I/O Banks

| 1.8 V LVCMOS   | VIL    |             | VIH         |        | VOL    | VOH         | IOL | IOH | IOSH                 | IOSL                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|--------|-------------|-------------|--------|--------|-------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V      | Min. V      | Max. V | Max. V | Min. V      | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 2 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 2   | 2   | 9                    | 11                   | 10               | 10               |
| 4 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 4   | 4   | 17                   | 22                   | 10               | 10               |
| 6 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 6   | 6   | 35                   | 44                   | 10               | 10               |
| 8 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 8   | 8   | 45                   | 51                   | 10               | 10               |
| 12 mA          | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 12  | 12  | 91                   | 74                   | 10               | 10               |
| 16 mA          | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 16  | 16  | 91                   | 74                   | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

**Table 2-96 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Standard Plus I/O Banks

| 1.8 V LVCMOS   | VIL    |             | VIH         |        | VOL    | VOH         | IOL | IOH | IOSH                 | IOSL                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|--------|-------------|-------------|--------|--------|-------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V      | Min. V      | Max. V | Max. V | Min. V      | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 2 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 2   | 2   | 9                    | 11                   | 10               | 10               |
| 4 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 4   | 4   | 17                   | 22                   | 10               | 10               |
| 6 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 6   | 6   | 35                   | 44                   | 10               | 10               |
| 8 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.9    | 0.45   | VCCI − 0.45 | 8   | 8   | 35                   | 44                   | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

**Table 2-123 • 1.5 V LVC MOS Low Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 6.43     | 0.26      | 1.27     | 1.10       | 6.54     | 5.95     | 2.82     | 2.83     | 12.32     | 11.74     | ns    |
| 4 mA           | Std.        | 1.55       | 5.59     | 0.26      | 1.27     | 1.10       | 5.68     | 5.27     | 3.07     | 3.27     | 11.47     | 11.05     | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-124 • 1.5 V LVC MOS High Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | $t_{ZLS}$ | $t_{ZHS}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA           | Std.        | 1.55       | 3.02     | 0.26      | 1.27     | 1.10       | 3.07     | 2.81     | 2.82     | 2.92     | 8.85      | 8.59      | ns    |
| 4 mA           | Std.        | 1.55       | 2.68     | 0.26      | 1.27     | 1.10       | 2.72     | 2.39     | 3.07     | 3.37     | 8.50      | 8.18      | ns    |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-125 • 1.5 V LVC MOS Low Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | Std.        | 1.55       | 6.35     | 0.26      | 1.22     | 1.10       | 6.46     | 5.93     | 2.40     | 2.46     | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

**Table 2-126 • 1.5 V LVC MOS High Slew – Applies to 1.2 V DC Core Voltage****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | Std.        | 1.55       | 2.92     | 0.26      | 1.22     | 1.10       | 2.96     | 2.60     | 2.40     | 2.56     | ns    |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

## 1.2 V LVCMOS (JESD8-12A)

Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer. Furthermore, all LVCMOS 1.2 V software macros comply with LVCMOS 1.2 V wide range as specified in the JESD8-12A specification.

**Table 2-127 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Advanced I/O Banks

| 1.2 V LVCMOS   | VIL    |             | VIH         |        | VOL         | VOH         | IOL | IOH | IOSH                 | IOSL                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|--------|-------------|-------------|--------|-------------|-------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V      | Min. V      | Max. V | Max. V      | Min. V      | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 2 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.26   | 0.25 * VCCI | 0.75 * VCCI | 2   | 2   | 20                   | 26                   | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

**Table 2-128 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Standard Plus I/O Banks

| 1.2 V LVCMOS   | VIL    |             | VIH         |        | VOL         | VOH         | IOL | IOH | IOSH                 | IOSL                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|--------|-------------|-------------|--------|-------------|-------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V      | Min. V      | Max. V | Max. V      | Min. V      | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 2 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 1.26   | 0.25 * VCCI | 0.75 * VCCI | 2   | 2   | 20                   | 26                   | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

**Table 2-129 • Minimum and Maximum DC Input and Output Levels**  
Applicable to Standard I/O Banks

| 1.2 V LVCMOS   | VIL    |             | VIH         |        | VOL         | VOH         | IOL | IOH | IOSH                 | IOSL                 | IIL <sup>1</sup> | IIH <sup>2</sup> |
|----------------|--------|-------------|-------------|--------|-------------|-------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V      | Min. V      | Max. V | Max. V      | Min. V      | mA  | mA  | Max. mA <sup>3</sup> | Max. mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 1 mA           | −0.3   | 0.35 * VCCI | 0.65 * VCCI | 3.6    | 0.25 * VCCI | 0.75 * VCCI | 1   | 1   | 20                   | 26                   | 10               | 10               |


Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where  $-0.3\text{ V} < V_{IN} < V_{IL}$ .
2. IIH is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.



## I/O Register Specifications

### **Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset**



**Figure 2-16 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset**

**Timing Characteristics****1.5 V DC Core Voltage****Table 2-159 • Output Data Register Propagation Delays****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425\text{ V}$** 

| Parameter            | Description                                                          | Std. | Units |
|----------------------|----------------------------------------------------------------------|------|-------|
| $t_{\text{CLKQ}}$    | Clock-to-Q of the Output Data Register                               | 1.00 | ns    |
| $t_{\text{OSUD}}$    | Data Setup Time for the Output Data Register                         | 0.51 | ns    |
| $t_{\text{OHD}}$     | Data Hold Time for the Output Data Register                          | 0.00 | ns    |
| $t_{\text{OSUE}}$    | Enable Setup Time for the Output Data Register                       | 0.70 | ns    |
| $t_{\text{OHE}}$     | Enable Hold Time for the Output Data Register                        | 0.00 | ns    |
| $t_{\text{OCLR2Q}}$  | Asynchronous Clear-to-Q of the Output Data Register                  | 1.34 | ns    |
| $t_{\text{OPRE2Q}}$  | Asynchronous Preset-to-Q of the Output Data Register                 | 1.34 | ns    |
| $t_{\text{OREMCLR}}$ | Asynchronous Clear Removal Time for the Output Data Register         | 0.00 | ns    |
| $t_{\text{ORECCLR}}$ | Asynchronous Clear Recovery Time for the Output Data Register        | 0.24 | ns    |
| $t_{\text{OREMPRE}}$ | Asynchronous Preset Removal Time for the Output Data Register        | 0.00 | ns    |
| $t_{\text{ORECPRE}}$ | Asynchronous Preset Recovery Time for the Output Data Register       | 0.24 | ns    |
| $t_{\text{OWCLR}}$   | Asynchronous Clear Minimum Pulse Width for the Output Data Register  | 0.19 | ns    |
| $t_{\text{OWPRE}}$   | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.19 | ns    |
| $t_{\text{OCKMPWH}}$ | Clock Minimum Pulse Width High for the Output Data Register          | 0.31 | ns    |
| $t_{\text{OCKMPWL}}$ | Clock Minimum Pulse Width Low for the Output Data Register           | 0.28 | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**1.2 V DC Core Voltage****Table 2-160 • Output Data Register Propagation Delays****Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.14\text{ V}$** 

| Parameter            | Description                                                          | Std. | Units |
|----------------------|----------------------------------------------------------------------|------|-------|
| $t_{\text{CLKQ}}$    | Clock-to-Q of the Output Data Register                               | 1.52 | ns    |
| $t_{\text{OSUD}}$    | Data Setup Time for the Output Data Register                         | 1.15 | ns    |
| $t_{\text{OHD}}$     | Data Hold Time for the Output Data Register                          | 0.00 | ns    |
| $t_{\text{OSUE}}$    | Enable Setup Time for the Output Data Register                       | 1.11 | ns    |
| $t_{\text{OHE}}$     | Enable Hold Time for the Output Data Register                        | 0.00 | ns    |
| $t_{\text{OCLR2Q}}$  | Asynchronous Clear-to-Q of the Output Data Register                  | 1.96 | ns    |
| $t_{\text{OPRE2Q}}$  | Asynchronous Preset-to-Q of the Output Data Register                 | 1.96 | ns    |
| $t_{\text{OREMCLR}}$ | Asynchronous Clear Removal Time for the Output Data Register         | 0.00 | ns    |
| $t_{\text{ORECCLR}}$ | Asynchronous Clear Recovery Time for the Output Data Register        | 0.24 | ns    |
| $t_{\text{OREMPRE}}$ | Asynchronous Preset Removal Time for the Output Data Register        | 0.00 | ns    |
| $t_{\text{ORECPRE}}$ | Asynchronous Preset Recovery Time for the Output Data Register       | 0.24 | ns    |
| $t_{\text{OWCLR}}$   | Asynchronous Clear Minimum Pulse Width for the Output Data Register  | 0.19 | ns    |
| $t_{\text{OWPRE}}$   | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.19 | ns    |
| $t_{\text{OCKMPWH}}$ | Clock Minimum Pulse Width High for the Output Data Register          | 0.31 | ns    |
| $t_{\text{OCKMPWL}}$ | Clock Minimum Pulse Width Low for the Output Data Register           | 0.28 | ns    |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

## Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard-dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-115. Table 2-173 to Table 2-188 on page 2-114 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

### Timing Characteristics

#### 1.5 V DC Core Voltage

**Table 2-173 • AGL015 Global Resource**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.425\text{ V}$

| Parameter     | Description                               | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 1.21              | 1.42              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 1.23              | 1.49              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.18              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.27              | ns    |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**Table 2-174 • AGL030 Global Resource**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.425\text{ V}$

| Parameter     | Description                               | Std.              |                   | Units |
|---------------|-------------------------------------------|-------------------|-------------------|-------|
|               |                                           | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 1.21              | 1.42              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 1.23              | 1.49              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.18              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 1.15              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.27              | ns    |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

**1.2 V DC Core Voltage****Table 2-196 • FIFO****Worst Commercial-Case Conditions:  $T_J = 70^{\circ}\text{C}$ ,  $V_{CC} = 1.14\text{ V}$** 

| Parameter            | Description                                       | Std.  | Units |
|----------------------|---------------------------------------------------|-------|-------|
| $t_{\text{ENS}}$     | REN, WEN Setup Time                               | 4.13  | ns    |
| $t_{\text{ENH}}$     | REN, WEN Hold Time                                | 0.31  | ns    |
| $t_{\text{BKS}}$     | BLK Setup Time                                    | 0.47  | ns    |
| $t_{\text{BKH}}$     | BLK Hold Time                                     | 0.00  | ns    |
| $t_{\text{DS}}$      | Input Data (WD) Setup Time                        | 1.56  | ns    |
| $t_{\text{DH}}$      | Input Data (WD) Hold Time                         | 0.49  | ns    |
| $t_{\text{CKQ1}}$    | Clock High to New Data Valid on RD (flow-through) | 6.80  | ns    |
| $t_{\text{CKQ2}}$    | Clock High to New Data Valid on RD (pipelined)    | 3.62  | ns    |
| $t_{\text{RCKEF}}$   | RCLK High to Empty Flag Valid                     | 7.23  | ns    |
| $t_{\text{WCKFF}}$   | WCLK High to Full Flag Valid                      | 6.85  | ns    |
| $t_{\text{CKAF}}$    | Clock High to Almost Empty/Full Flag Valid        | 26.61 | ns    |
| $t_{\text{RSTFG}}$   | RESET Low to Empty/Full Flag Valid                | 7.12  | ns    |
| $t_{\text{RSTAF}}$   | RESET Low to Almost Empty/Full Flag Valid         | 26.33 | ns    |
| $t_{\text{RSTBQ}}$   | RESET Low to Data Out Low on RD (flow-through)    | 4.09  | ns    |
|                      | RESET Low to Data Out Low on RD (pipelined)       | 4.09  | ns    |
| $t_{\text{REMRSTB}}$ | RESET Removal                                     | 1.23  | ns    |
| $t_{\text{RECRSTB}}$ | RESET Recovery                                    | 6.58  | ns    |
| $t_{\text{MPWRSTB}}$ | RESET Minimum Pulse Width                         | 1.18  | ns    |
| $t_{\text{CYC}}$     | Clock Cycle Time                                  | 10.90 | ns    |
| $F_{\text{MAX}}$     | Maximum Frequency for FIFO                        | 92    | MHz   |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

| CS81       |                 |
|------------|-----------------|
| Pin Number | AGL030 Function |
| A1         | IO00RSB0        |
| A2         | IO02RSB0        |
| A3         | IO06RSB0        |
| A4         | IO11RSB0        |
| A5         | IO16RSB0        |
| A6         | IO19RSB0        |
| A7         | IO22RSB0        |
| A8         | IO24RSB0        |
| A9         | IO26RSB0        |
| B1         | IO81RSB1        |
| B2         | IO04RSB0        |
| B3         | IO10RSB0        |
| B4         | IO13RSB0        |
| B5         | IO15RSB0        |
| B6         | IO20RSB0        |
| B7         | IO21RSB0        |
| B8         | IO28RSB0        |
| B9         | IO25RSB0        |
| C1         | IO79RSB1        |
| C2         | IO80RSB1        |
| C3         | IO08RSB0        |
| C4         | IO12RSB0        |
| C5         | IO17RSB0        |
| C6         | IO14RSB0        |
| C7         | IO18RSB0        |
| C8         | IO29RSB0        |
| C9         | IO27RSB0        |
| D1         | IO74RSB1        |
| D2         | IO76RSB1        |
| D3         | IO77RSB1        |
| D4         | VCC             |
| D5         | VCCIB0          |
| D6         | GND             |
| D7         | IO23RSB0        |
| D8         | IO31RSB0        |
| D9         | IO30RSB0        |

| CS81       |                 |
|------------|-----------------|
| Pin Number | AGL030 Function |
| E1         | GEB0/IO71RSB1   |
| E2         | GEA0/IO72RSB1   |
| E3         | GEC0/IO73RSB1   |
| E4         | VCCIB1          |
| E5         | VCC             |
| E6         | VCCIB0          |
| E7         | GDC0/IO32RSB0   |
| E8         | GDA0/IO33RSB0   |
| E9         | GDB0/IO34RSB0   |
| F1         | IO68RSB1        |
| F2         | IO67RSB1        |
| F3         | IO64RSB1        |
| F4         | GND             |
| F5         | VCCIB1          |
| F6         | IO47RSB1        |
| F7         | IO36RSB0        |
| F8         | IO38RSB0        |
| F9         | IO40RSB0        |
| G1         | IO65RSB1        |
| G2         | IO66RSB1        |
| G3         | IO57RSB1        |
| G4         | IO53RSB1        |
| G5         | IO49RSB1        |
| G6         | IO44RSB1        |
| G7         | IO46RSB1        |
| G8         | VJTAG           |
| G9         | TRST            |
| H1         | IO62RSB1        |
| H2         | FF/IO60RSB1     |
| H3         | IO58RSB1        |
| H4         | IO54RSB1        |
| H5         | IO48RSB1        |
| H6         | IO43RSB1        |
| H7         | IO42RSB1        |
| H8         | TDI             |
| H9         | TDO             |

| CS81       |                 |
|------------|-----------------|
| Pin Number | AGL030 Function |
| J1         | IO63RSB1        |
| J2         | IO61RSB1        |
| J3         | IO59RSB1        |
| J4         | IO56RSB1        |
| J5         | IO52RSB1        |
| J6         | IO45RSB1        |
| J7         | TCK             |
| J8         | TMS             |
| J9         | VPUMP           |

| CS81       |                 |
|------------|-----------------|
| Pin Number | AGL250 Function |
| A1         | GAA0/IO00RSB0   |
| A2         | GAA1/IO01RSB0   |
| A3         | GAC0/IO04RSB0   |
| A4         | IO13RSB0        |
| A5         | IO21RSB0        |
| A6         | IO27RSB0        |
| A7         | GBB0/IO37RSB0   |
| A8         | GBA1/IO40RSB0   |
| A9         | GBA2/IO41PPB1   |
| B1         | GAA2/IO118UPB3  |
| B2         | GAB0/IO02RSB0   |
| B3         | GAC1/IO05RSB0   |
| B4         | IO11RSB0        |
| B5         | IO23RSB0        |
| B6         | GBC0/IO35RSB0   |
| B7         | GBB1/IO38RSB0   |
| B8         | IO41NPB1        |
| B9         | GBB2/IO42PSB1   |
| C1         | GAB2/IO117UPB3  |
| C2         | IO118VPB3       |
| C3         | GND             |
| C4         | IO15RSB0        |
| C5         | IO25RSB0        |
| C6         | GND             |
| C7         | GBA0/IO39RSB0   |
| C8         | GBC2/IO43PDB1   |
| C9         | IO43NDB1        |
| D1         | GAC2/IO116USB3  |
| D2         | IO117VPB3       |
| D3         | GFA2/IO107PSB3  |
| D4         | VCC             |
| D5         | VCCIB0          |
| D6         | GND             |
| D7         | IO52NPB1        |
| D8         | GCC1/IO48PDB1   |
| D9         | GCC0/IO48NDB1   |

| CS81       |                  |
|------------|------------------|
| Pin Number | AGL250 Function  |
| E1         | GFB0/IO109NDB3   |
| E2         | GFB1/IO109PDB3   |
| E3         | GFA1/IO108PSB3   |
| E4         | VCCIB3           |
| E5         | VCC              |
| E6         | VCCIB1           |
| E7         | GCA0/IO50NDB1    |
| E8         | GCA1/IO50PDB1    |
| E9         | GCB2/IO52PPB1    |
| F1         | VCCPLF           |
| F2         | VCOMPLF          |
| F3         | GND              |
| F4         | GND              |
| F5         | VCCIB2           |
| F6         | GND              |
| F7         | GDA1/IO60USB1    |
| F8         | GDC1/IO58UDB1    |
| F9         | GDC0/IO58VDB1    |
| G1         | GEA0/IO98NDB3    |
| G2         | GEC1/IO100PDB3   |
| G3         | GEC0/IO100NDB3   |
| G4         | IO91RSB2         |
| G5         | IO86RSB2         |
| G6         | IO71RSB2         |
| G7         | GDB2/IO62RSB2    |
| G8         | VJTAG            |
| G9         | TRST             |
| H1         | GEA1/IO98PDB3    |
| H2         | FF/GEB2/IO96RSB2 |
| H3         | IO93RSB2         |
| H4         | IO90RSB2         |
| H5         | IO85RSB2         |
| H6         | IO77RSB2         |
| H7         | GDA2/IO61RSB2    |
| H8         | TDI              |
| H9         | TDO              |

| CS81       |                 |
|------------|-----------------|
| Pin Number | AGL250 Function |
| J1         | GEA2/IO97RSB2   |
| J2         | GEC2/IO95RSB2   |
| J3         | IO92RSB2        |
| J4         | IO88RSB2        |
| J5         | IO84RSB2        |
| J6         | IO74RSB2        |
| J7         | TCK             |
| J8         | TMS             |
| J9         | VPUMP           |

| CS281      |                 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| H8         | VCC             |
| H9         | VCCIB0          |
| H10        | VCC             |
| H11        | VCCIB0          |
| H12        | VCC             |
| H13        | VCCIB1          |
| H15        | IO68NPB1        |
| H16        | GCB0/IO70NPB1   |
| H18        | GCA1/IO71PPB1   |
| H19        | GCA2/IO72PPB1   |
| J1         | VCOMPLF         |
| J2         | GFA0/IO162NDB3  |
| J4         | VCCPLF          |
| J5         | GFC0/IO164NPB3  |
| J7         | GFA2/IO161PDB3  |
| J8         | VCCIB3          |
| J9         | GND             |
| J10        | GND             |
| J11        | GND             |
| J12        | VCCIB1          |
| J13        | GCC1/IO69PPB1   |
| J15        | GCA0/IO71NPB1   |
| J16        | GCB2/IO73PPB1   |
| J18        | IO72NPB1        |
| J19        | IO75PSB1        |
| K1         | VCCIB3          |
| K2         | GFA1/IO162PDB3  |
| K4         | GND             |
| K5         | IO159NPB3       |
| K7         | IO161NDB3       |
| K8         | VCC             |
| K9         | GND             |
| K10        | GND             |
| K11        | GND             |
| K12        | VCC             |
| K13        | GCC2/IO74PPB1   |

| CS281      |                 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| K15        | IO73NPB1        |
| K16        | GND             |
| K18        | IO74NPB1        |
| K19        | VCCIB1          |
| L1         | GFB2/IO160PDB3  |
| L2         | IO160NDB3       |
| L4         | GFC2/IO159PPB3  |
| L5         | IO153PPB3       |
| L7         | IO153NPB3       |
| L8         | VCCIB3          |
| L9         | GND             |
| L10        | GND             |
| L11        | GND             |
| L12        | VCCIB1          |
| L13        | IO76PPB1        |
| L15        | IO76NPB1        |
| L16        | IO77PPB1        |
| L18        | IO78NPB1        |
| L19        | IO77NPB1        |
| M1         | IO158PDB3       |
| M2         | IO158NDB3       |
| M4         | IO154NPB3       |
| M5         | IO152PPB3       |
| M7         | VCCIB3          |
| M8         | VCC             |
| M9         | VCCIB2          |
| M10        | VCC             |
| M11        | VCCIB2          |
| M12        | VCC             |
| M13        | VCCIB1          |
| M15        | IO79NPB1        |
| M16        | IO81NPB1        |
| M18        | IO79PPB1        |
| M19        | IO78PPB1        |
| N1         | IO154PPB3       |
| N2         | IO152NPB3       |

| CS281      |                 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| N4         | IO150PPB3       |
| N5         | IO148NPB3       |
| N7         | GEA2/IO143RSB2  |
| N8         | VCCIB2          |
| N9         | IO117RSB2       |
| N10        | IO115RSB2       |
| N11        | IO114RSB2       |
| N12        | VCCIB2          |
| N13        | VPUMP           |
| N15        | IO82PPB1        |
| N16        | IO85PPB1        |
| N18        | IO82NPB1        |
| N19        | IO81PPB1        |
| P1         | IO151PDB3       |
| P2         | GND             |
| P3         | IO151NDB3       |
| P4         | IO149PPB3       |
| P5         | GEA0/IO144NPB3  |
| P15        | IO83NDB1        |
| P16        | IO83PDB1        |
| P17        | GDC1/IO86PPB1   |
| P18        | GND             |
| P19        | IO85NPB1        |
| R1         | IO150NPB3       |
| R2         | IO149NPB3       |
| R4         | GEC1/IO146PPB3  |
| R5         | GEB1/IO145PPB3  |
| R6         | IO138RSB2       |
| R7         | IO127RSB2       |
| R8         | IO123RSB2       |
| R9         | IO118RSB2       |
| R10        | IO111RSB2       |
| R11        | IO106RSB2       |
| R12        | IO103RSB2       |
| R13        | IO97RSB2        |
| R14        | IO95RSB2        |

| QN68       |                 |
|------------|-----------------|
| Pin Number | AGL015 Function |
| 1          | IO82RSB1        |
| 2          | IO80RSB1        |
| 3          | IO78RSB1        |
| 4          | IO76RSB1        |
| 5          | GEC0/IO73RSB1   |
| 6          | GEA0/IO72RSB1   |
| 7          | GEB0/IO71RSB1   |
| 8          | VCC             |
| 9          | GND             |
| 10         | VCCIB1          |
| 11         | IO68RSB1        |
| 12         | IO67RSB1        |
| 13         | IO66RSB1        |
| 14         | IO65RSB1        |
| 15         | IO64RSB1        |
| 16         | IO63RSB1        |
| 17         | IO62RSB1        |
| 18         | FF/IO60RSB1     |
| 19         | IO58RSB1        |
| 20         | IO56RSB1        |
| 21         | IO54RSB1        |
| 22         | IO52RSB1        |
| 23         | IO51RSB1        |
| 24         | VCC             |
| 25         | GND             |
| 26         | VCCIB1          |
| 27         | IO50RSB1        |
| 28         | IO48RSB1        |
| 29         | IO46RSB1        |
| 30         | IO44RSB1        |
| 31         | IO42RSB1        |
| 32         | TCK             |
| 33         | TDI             |
| 34         | TMS             |
| 35         | VPUMP           |
| 36         | TDO             |


| QN68       |                 |
|------------|-----------------|
| Pin Number | AGL015 Function |
| 37         | TRST            |
| 38         | VJTAG           |
| 39         | IO40RSB0        |
| 40         | IO37RSB0        |
| 41         | GDB0/IO34RSB0   |
| 42         | GDA0/IO33RSB0   |
| 43         | GDC0/IO32RSB0   |
| 44         | VCCIB0          |
| 45         | GND             |
| 46         | VCC             |
| 47         | IO31RSB0        |
| 48         | IO29RSB0        |
| 49         | IO28RSB0        |
| 50         | IO27RSB0        |
| 51         | IO25RSB0        |
| 52         | IO24RSB0        |
| 53         | IO22RSB0        |
| 54         | IO21RSB0        |
| 55         | IO19RSB0        |
| 56         | IO17RSB0        |
| 57         | IO15RSB0        |
| 58         | IO14RSB0        |
| 59         | VCCIB0          |
| 60         | GND             |
| 61         | VCC             |
| 62         | IO12RSB0        |
| 63         | IO10RSB0        |
| 64         | IO08RSB0        |
| 65         | IO06RSB0        |
| 66         | IO04RSB0        |
| 67         | IO02RSB0        |
| 68         | IO00RSB0        |



| <b>QN132</b>      |                        |
|-------------------|------------------------|
| <b>Pin Number</b> | <b>AGL125 Function</b> |
| C17               | IO83RSB1               |
| C18               | VCCIB1                 |
| C19               | TCK                    |
| C20               | VMV1                   |
| C21               | VPUMP                  |
| C22               | VJTAG                  |
| C23               | VCCIB0                 |
| C24               | NC                     |
| C25               | NC                     |
| C26               | GCA1/IO55RSB0          |
| C27               | GCC0/IO52RSB0          |
| C28               | VCCIB0                 |
| C29               | IO42RSB0               |
| C30               | GNDQ                   |
| C31               | GBA1/IO40RSB0          |
| C32               | GBB0/IO37RSB0          |
| C33               | VCC                    |
| C34               | IO24RSB0               |
| C35               | IO19RSB0               |
| C36               | IO16RSB0               |
| C37               | IO10RSB0               |
| C38               | VCCIB0                 |
| C39               | GAB1/IO03RSB0          |
| C40               | VMV0                   |
| D1                | GND                    |
| D2                | GND                    |
| D3                | GND                    |
| D4                | GND                    |

## VQ100

---



*Note:* This is the top view of the package.

---

### **Note**

For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

| FG144      |                 | FG144      |                 | FG144      |                 |
|------------|-----------------|------------|-----------------|------------|-----------------|
| Pin Number | AGL400 Function | Pin Number | AGL400 Function | Pin Number | AGL400 Function |
| A1         | GNDQ            | D1         | IO149NDB3       | G1         | GFA1/IO145PPB3  |
| A2         | VMV0            | D2         | IO149PDB3       | G2         | GND             |
| A3         | GAB0/IO02RSB0   | D3         | IO153VDB3       | G3         | VCCPLF          |
| A4         | GAB1/IO03RSB0   | D4         | GAA2/IO155UPB3  | G4         | GFA0/IO145NPB3  |
| A5         | IO16RSB0        | D5         | GAC0/IO04RSB0   | G5         | GND             |
| A6         | GND             | D6         | GAC1/IO05RSB0   | G6         | GND             |
| A7         | IO30RSB0        | D7         | GBC0/IO54RSB0   | G7         | GND             |
| A8         | VCC             | D8         | GBC1/IO55RSB0   | G8         | GDC1/IO77UPB1   |
| A9         | IO34RSB0        | D9         | GBB2/IO61PDB1   | G9         | IO72NDB1        |
| A10        | GBA0/IO58RSB0   | D10        | IO61NDB1        | G10        | GCC2/IO72PDB1   |
| A11        | GBA1/IO59RSB0   | D11        | IO62NPB1        | G11        | IO71NDB1        |
| A12        | GNDQ            | D12        | GCB1/IO68PPB1   | G12        | GCB2/IO71PDB1   |
| B1         | GAB2/IO154UDB3  | E1         | VCC             | H1         | VCC             |
| B2         | GND             | E2         | GFC0/IO147NDB3  | H2         | GFB2/IO143PDB3  |
| B3         | GAA0/IO00RSB0   | E3         | GFC1/IO147PDB3  | H3         | GFC2/IO142PSB3  |
| B4         | GAA1/IO01RSB0   | E4         | VCCIB3          | H4         | GEC1/IO137PDB3  |
| B5         | IO14RSB0        | E5         | IO155VPB3       | H5         | VCC             |
| B6         | IO19RSB0        | E6         | VCCIB0          | H6         | IO75PDB1        |
| B7         | IO23RSB0        | E7         | VCCIB0          | H7         | IO75NDB1        |
| B8         | IO31RSB0        | E8         | GCC1/IO67PDB1   | H8         | GDB2/IO81RSB2   |
| B9         | GBB0/IO56RSB0   | E9         | VCCIB1          | H9         | GDC0/IO77VPB1   |
| B10        | GBB1/IO57RSB0   | E10        | VCC             | H10        | VCCIB1          |
| B11        | GND             | E11        | GCA0/IO69NDB1   | H11        | IO73PSB1        |
| B12        | VMV1            | E12        | IO70NDB1        | H12        | VCC             |
| C1         | IO154VDB3       | F1         | GFB0/IO146NPB3  | J1         | GEB1/IO136PDB3  |
| C2         | GFA2/IO144PPB3  | F2         | VCOMPLF         | J2         | IO143NDB3       |
| C3         | GAC2/IO153UDB3  | F3         | GFB1/IO146PPB3  | J3         | VCCIB3          |
| C4         | VCC             | F4         | IO144NPB3       | J4         | GEC0/IO137NDB3  |
| C5         | IO12RSB0        | F5         | GND             | J5         | IO125RSB2       |
| C6         | IO17RSB0        | F6         | GND             | J6         | IO116RSB2       |
| C7         | IO25RSB0        | F7         | GND             | J7         | VCC             |
| C8         | IO32RSB0        | F8         | GCC0/IO67NDB1   | J8         | TCK             |
| C9         | IO53RSB0        | F9         | GCB0/IO68NPB1   | J9         | GDA2/IO80RSB2   |
| C10        | GBA2/IO60PDB1   | F10        | GND             | J10        | TDO             |
| C11        | IO60NDB1        | F11        | GCA1/IO69PDB1   | J11        | GDA1/IO79UDB1   |
| C12        | GBC2/IO62PPB1   | F12        | GCA2/IO70PDB1   | J12        | GDB1/IO78UDB1   |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| H3         | GFB1/IO208PPB3   |
| H4         | VCOMPLF          |
| H5         | GFC0/IO209NPB3   |
| H6         | VCC              |
| H7         | GND              |
| H8         | GND              |
| H9         | GND              |
| H10        | GND              |
| H11        | VCC              |
| H12        | GCC0/IO91NPB1    |
| H13        | GCB1/IO92PPB1    |
| H14        | GCA0/IO93NPB1    |
| H15        | IO96NPB1         |
| H16        | GCB0/IO92NPB1    |
| J1         | GFA2/IO206PSB3   |
| J2         | GFA1/IO207PDB3   |
| J3         | VCCPLF           |
| J4         | IO205NDB3        |
| J5         | GFB2/IO205PDB3   |
| J6         | VCC              |
| J7         | GND              |
| J8         | GND              |
| J9         | GND              |
| J10        | GND              |
| J11        | VCC              |
| J12        | GCB2/IO95PPB1    |
| J13        | GCA1/IO93PPB1    |
| J14        | GCC2/IO96PPB1    |
| J15        | IO100PPB1        |
| J16        | GCA2/IO94PSB1    |
| K1         | GFC2/IO204PDB3   |
| K2         | IO204NDB3        |
| K3         | IO203NDB3        |
| K4         | IO203PDB3        |
| K5         | VCCIB3           |
| K6         | VCC              |
| K7         | GND              |
| K8         | GND              |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| K9         | GND              |
| K10        | GND              |
| K11        | VCC              |
| K12        | VCCIB1           |
| K13        | IO95NPB1         |
| K14        | IO100NPB1        |
| K15        | IO102NDB1        |
| K16        | IO102PDB1        |
| L1         | IO202NDB3        |
| L2         | IO202PDB3        |
| L3         | IO196PPB3        |
| L4         | IO193PPB3        |
| L5         | VCCIB3           |
| L6         | GND              |
| L7         | VCC              |
| L8         | VCC              |
| L9         | VCC              |
| L10        | VCC              |
| L11        | GND              |
| L12        | VCCIB1           |
| L13        | GDB0/IO112NPB1   |
| L14        | IO106NDB1        |
| L15        | IO106PDB1        |
| L16        | IO107PDB1        |
| M1         | IO197NSB3        |
| M2         | IO196NPB3        |
| M3         | IO193NPB3        |
| M4         | GEC0/IO190NPB3   |
| M5         | VMV3             |
| M6         | VCCIB2           |
| M7         | VCCIB2           |
| M8         | IO147RSB2        |
| M9         | IO136RSB2        |
| M10        | VCCIB2           |
| M11        | VCCIB2           |
| M12        | VMV2             |
| M13        | IO110NDB1        |
| M14        | GDB1/IO112PPB1   |

| FG256      |                  |
|------------|------------------|
| Pin Number | AGL1000 Function |
| M15        | GDC1/IO111PDB1   |
| M16        | IO107NDB1        |
| N1         | IO194PSB3        |
| N2         | IO192PPB3        |
| N3         | GEC1/IO190PPB3   |
| N4         | IO192NPB3        |
| N5         | GNDQ             |
| N6         | GEA2/IO187RSB2   |
| N7         | IO161RSB2        |
| N8         | IO155RSB2        |
| N9         | IO141RSB2        |
| N10        | IO129RSB2        |
| N11        | IO124RSB2        |
| N12        | GNDQ             |
| N13        | IO110PDB1        |
| N14        | VJTAG            |
| N15        | GDC0/IO111NDB1   |
| N16        | GDA1/IO113PDB1   |
| P1         | GEB1/IO189PDB3   |
| P2         | GEB0/IO189NDB3   |
| P3         | VMV2             |
| P4         | IO179RSB2        |
| P5         | IO171RSB2        |
| P6         | IO165RSB2        |
| P7         | IO159RSB2        |
| P8         | IO151RSB2        |
| P9         | IO137RSB2        |
| P10        | IO134RSB2        |
| P11        | IO128RSB2        |
| P12        | VMV1             |
| P13        | TCK              |
| P14        | VPUMP            |
| P15        | TRST             |
| P16        | GDA0/IO113NDB1   |
| R1         | GEA1/IO188PDB3   |
| R2         | GEA0/IO188NDB3   |
| R3         | IO184RSB2        |
| R4         | GEC2/IO185RSB2   |

| Revision / Version                                 | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Page              |
|----------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| <b>Revision 8 (cont'd)</b>                         | Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings, Table 2-14 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings, Table 2-15 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings, and Table 2-16 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings <sup>1</sup> were updated to change PDC2 to PDC6 and PDC3 to PDC7. The table notes were updated to reflect that power was measured on VCCI. | 2-10 through 2-11 |
|                                                    | In Table 2-19 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices, the description for PAC13 was changed from Static to Dynamic.                                                                                                                                                                                                                                                                                                                                                          | 2-13              |
|                                                    | Table 2-20 • Different Components Contributing to the Static Power Consumption in IGLOO Devices and Table 2-22 • Different Components Contributing to the Static Power Consumption in IGLOO Device were updated to add PDC6 and PDC7, and to change the definition for PDC5 to bank quiescent power. Subtitles were added to indicate type of devices and core supply voltage.                                                                                                                                          | 2-14, 2-16        |
|                                                    | The "Total Static Power Consumption—PSTAT" section was updated to revise the calculation of P <sub>STAT</sub> , including PDC6 and PDC7.                                                                                                                                                                                                                                                                                                                                                                                | 2-17              |
|                                                    | Footnote † was updated to include information about PAC13. The PLL Contribution equation was changed from: $P_{PLL} = P_{AC13} + P_{AC14} * F_{CLKOUT}$ to $P_{PLL} = P_{DC4} + P_{AC13} * F_{CLKOUT}$ .                                                                                                                                                                                                                                                                                                                | 2-18              |
| <b>Revision 7 (Jun 2008)</b><br>Packaging v1.5     | The "QN132" package diagram was updated to include D1 to D4. In addition, note 1 was changed from top view to bottom view, and note 2 is new.                                                                                                                                                                                                                                                                                                                                                                           | 4-28              |
| <b>Revision 6 (Jun 2008)</b><br>Packaging v1.4     | This document was divided into two sections and given a version number, starting at v1.0. The first section of the document includes features, benefits, ordering information, and temperature and speed grade offerings. The second section is a device family overview.                                                                                                                                                                                                                                               | N/A               |
|                                                    | Pin numbers were added to the "QN68" package diagram. Note 2 was added below the diagram.                                                                                                                                                                                                                                                                                                                                                                                                                               | 4-25              |
| <b>Revision 5 (Mar 2008)</b><br>Packaging v1.3     | The "CS196" package and pin table was added for AGL250.                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 4-12              |
| <b>Revision 4 (Mar 2008)</b><br>Product Brief v1.0 | The "Low Power" section was updated to change "1.2 V and 1.5 V Core Voltage" to "1.2 V and 1.5 V Core and I/O Voltage." The text "(from 12 μW)" was removed from "Low Power Active FPGA Operation."                                                                                                                                                                                                                                                                                                                     | I                 |
|                                                    | 1.2_V was added to the list of core and I/O voltages in the "Advanced I/O" and "I/Os with Advanced I/O Standards" section sections.                                                                                                                                                                                                                                                                                                                                                                                     | I, 1-7            |
|                                                    | The "Embedded Memory" section was updated to remove the footnote reference from the section heading and place it instead after "4,608-Bit" and "True Dual-Port SRAM (except ×18)."                                                                                                                                                                                                                                                                                                                                      | I                 |