## E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	6144
Total RAM Bits	36864
Number of I/O	68
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agl250v5-vqg100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Table 2-17 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings<sup>1</sup> Applicable to Standard Plus I/O Banks

	C <sub>LOAD</sub> (pF)	VCCI (V)	Static Power PDC7 (mW) <sup>2</sup>	Dynamic Power PAC10 (µW/MHz) <sup>3</sup>
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	5	3.3	-	122.16
3.3 V LVCMOS Wide Range <sup>4</sup>	5	3.3	-	122.16
2.5 V LVCMOS	5	2.5	-	68.37
1.8 V LVCMOS	5	1.8	-	34.53
1.5 V LVCMOS (JESD8-11)	5	1.5	-	23.66
1.2 V LVCMOS <sup>5</sup>	5	1.2	-	14.90
1.2 V LVCMOS Wide Range <sup>5</sup>	5	1.2	-	14.90
3.3 V PCI	10	3.3	-	181.06
3.3 V PCI-X	10	3.3	-	181.06

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. P<sub>DC7</sub> is the static power (where applicable) measured on VCCI.

3. P<sub>AC10</sub> is the total dynamic power measured on VCCI.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

5. Applicable for IGLOO V2 devices only.

#### Table 2-18 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings<sup>1</sup> Applicable to Standard I/O Banks

	C <sub>LOAD</sub> (pF)	VCCI (V)	Static Power PDC7 (mW) <sup>2</sup>	Dynamic Power PAC10 (µW/MHz) <sup>3</sup>
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	5	3.3	-	104.38
3.3 V LVCMOS Wide Range <sup>4</sup>	5	3.3	-	104.38
2.5 V LVCMOS	5	2.5	-	59.86
1.8 V LVCMOS	5	1.8	-	31.26
1.5 V LVCMOS (JESD8-11)	5	1.5	-	21.96
1.2 V LVCMOS <sup>5</sup>	5	1.2	-	13.49
1.2 V LVCMOS Wide Range <sup>5</sup>	5	1.2	-	13.49

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. PDC7 is the static power (where applicable) measured on VCCI.

3. PAC10 is the total dynamic power measured on VCCI.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

5. Applicable for IGLOO V2 devices only.

#### Combinatorial Cells Contribution—P<sub>C-CELL</sub>

 $P_{C-CELL} = N_{C-CELL} * \alpha_1 / 2 * P_{AC7} * F_{CLK}$ 

N<sub>C-CELL</sub> is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-23 on page 2-19.

 $F_{CLK}$  is the global clock signal frequency.

#### Routing Net Contribution—P<sub>NET</sub>

 $\mathsf{P}_{\mathsf{NET}} = (\mathsf{N}_{\mathsf{S}\text{-}\mathsf{CELL}} + \mathsf{N}_{\mathsf{C}\text{-}\mathsf{CELL}}) * \alpha_1 / 2 * \mathsf{P}_{\mathsf{AC8}} * \mathsf{F}_{\mathsf{CLK}}$ 

N<sub>S-CELL</sub> is the number of VersaTiles used as sequential modules in the design.

 $N_{C\text{-}CELL}$  is the number of VersaTiles used as combinatorial modules in the design.

 $\alpha_1$  is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-23 on page 2-19.

F<sub>CLK</sub> is the global clock signal frequency.

#### I/O Input Buffer Contribution—P<sub>INPUTS</sub>

 $P_{INPUTS} = N_{INPUTS} * \alpha_2 / 2 * P_{AC9} * F_{CLK}$ 

 $N_{\mbox{\rm INPUTS}}$  is the number of I/O input buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-23 on page 2-19.

F<sub>CLK</sub> is the global clock signal frequency.

#### I/O Output Buffer Contribution—P<sub>OUTPUTS</sub>

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2 / 2 * \beta_1 * P_{AC10} * F_{CLK}$ 

 $N_{OUTPUTS}$  is the number of I/O output buffers used in the design.

 $\alpha_2$  is the I/O buffer toggle rate—guidelines are provided in Table 2-23 on page 2-19.

 $\beta_1$  is the I/O buffer enable rate—guidelines are provided in Table 2-24 on page 2-19.

F<sub>CLK</sub> is the global clock signal frequency.

#### RAM Contribution—P<sub>MEMORY</sub>

 $P_{MEMORY} = P_{AC11} * N_{BLOCKS} * F_{READ-CLOCK} * \beta_2 + P_{AC12} * N_{BLOCK} * F_{WRITE-CLOCK} * \beta_3$ 

 $N_{\mbox{\scriptsize BLOCKS}}$  is the number of RAM blocks used in the design.

F<sub>READ-CLOCK</sub> is the memory read clock frequency.

 $\beta_2$  is the RAM enable rate for read operations.

F<sub>WRITE-CLOCK</sub> is the memory write clock frequency.

 $\beta_3$  is the RAM enable rate for write operations—guidelines are provided in Table 2-24 on page 2-19.

#### PLL Contribution—P<sub>PLL</sub>

 $P_{PLL} = P_{DC4} + P_{AC13} * F_{CLKOUT}$ 

F<sub>CLKOUT</sub> is the output clock frequency.<sup>†</sup>

<sup>†</sup> If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution (P<sub>AC13</sub>\* F<sub>CLKOUT</sub> product) to the total PLL contribution.

#### Guidelines

#### **Toggle Rate Definition**

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
  - Bit 0 (LSB) = 100%
  - Bit 1 = 50%
  - Bit 2 = 25%
  - ...
  - Bit 7 (MSB) = 0.78125%
  - Average toggle rate = (100% + 50% + 25% + 12.5% + . . . + 0.78125%) / 8

#### Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

#### Table 2-23 • Toggle Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
$\alpha_1$	Toggle rate of VersaTile outputs	10%
$\alpha_2$	I/O buffer toggle rate	10%

#### Table 2-24 • Enable Rate Guidelines Recommended for Power Calculation

Component	ent Definition							
β <sub>1</sub>	I/O output buffer enable rate	100%						
β <sub>2</sub>	RAM enable rate for read operations	12.5%						
β <sub>3</sub>	RAM enable rate for write operations	12.5%						

### Table 2-28 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions

	Comn	nercial <sup>1</sup>	Indu	strial <sup>2</sup>
	IIL <sup>4</sup>	IIH <sup>5</sup>	IIL <sup>4</sup>	IIH <sup>5</sup>
DC I/O Standards	μΑ	μΑ	μA	μA
3.3 V LVTTL / 3.3 V LVCMOS	10	10	15	15
3.3 V LVCMOS Wide Range	10	10	15	15
2.5 V LVCMOS	10	10	15	15
1.8 V LVCMOS	10	10	15	15
1.5 V LVCMOS	10	10	15	15
1.2 V LVCMOS <sup>3</sup>	10	10	15	15
1.2 V LVCMOS Wide Range <sup>3</sup>	10	10	15	15
3.3 V PCI	10	10	15	15
3.3 V PCI-X	10	10	15	15

Notes:

1. Commercial range ( $0^{\circ}C < T_A < 70^{\circ}C$ )

2. Industrial range (–40°C <  $T_A$  < 85°C)

3. Applicable to V2 Devices operating at VCCI  $\geq$  VCC.

4. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

5. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

3.3 V LVCMOS Wide Range		VIL		VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μΑ	μΑ	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	μ <b>Α</b> <sup>5</sup>	μ <b>Α</b> <sup>5</sup>
100 µA	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 µA	8 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 µA	12 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	103	109	10	10
100 µA	16 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	103	109	10	10

## Table 2-64 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range Applicable to Standard Plus I/O Banks

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

4. Currents are measured at 100°C junction temperature and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

#### **Timing Characteristics**

Applies to 1.5 V DC Core Voltage

# Table 2-67 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage<br/>Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V<br/>Applicable to Advanced Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 µA	2 mA	Std.	0.97	6.61	0.18	1.19	0.66	6.63	5.63	3.15	2.98	10.22	9.23	ns
100 µA	4 mA	Std.	0.97	6.61	0.18	1.19	0.66	6.63	5.63	3.15	2.98	10.22	9.23	ns
100 µA	6 mA	Std.	0.97	5.49	0.18	1.19	0.66	5.51	4.84	3.54	3.66	9.10	8.44	ns
100 µA	8 mA	Std.	0.97	5.49	0.18	1.19	0.66	5.51	4.84	3.54	3.66	9.10	8.44	ns
100 µA	12 mA	Std.	0.97	4.69	0.18	1.19	0.66	4.71	4.25	3.80	4.10	8.31	7.85	ns
100 µA	16 mA	Std.	0.97	4.46	0.18	1.19	0.66	4.48	4.11	3.86	4.21	8.07	7.71	ns
100 µA	24 mA	Std.	0.97	4.34	0.18	1.19	0.66	4.36	4.14	3.93	4.64	7.95	7.74	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

 Table 2-68 •
 3.3 V LVCMOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage

 Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V

 Applicable to Advanced Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>eout</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 µA	2 mA	Std.	0.97	3.92	0.18	1.19	0.66	3.94	3.10	3.16	3.17	7.54	6.70	ns
100 µA	4 mA	Std.	0.97	3.92	0.18	1.19	0.66	3.94	3.10	3.16	3.17	7.54	6.70	ns
100 µA	6 mA	Std.	0.97	3.28	0.18	1.19	0.66	3.30	2.54	3.54	3.86	6.90	6.14	ns
100 µA	8 mA	Std.	0.97	3.28	0.18	1.19	0.66	3.30	2.54	3.54	3.86	6.90	6.14	ns
100 µA	12 mA	Std.	0.97	2.93	0.18	1.19	0.66	2.95	2.27	3.81	4.30	6.54	5.87	ns
100 µA	16 mA	Std.	0.97	2.87	0.18	1.19	0.66	2.89	2.22	3.86	4.41	6.49	5.82	ns
100 µA	24 mA	Std.	0.97	2.90	0.18	1.19	0.66	2.92	2.16	3.94	4.86	6.51	5.75	ns

Notes:

1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2. Software default selection highlighted in gray.

3. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

Table 2-81 •	Minimum and Maximum DC Input and Output Levels
	Applicable to Standard I/O Banks

2.5 V LVCMOS	v	ΊL	v	н	VOL	VOH	IOL	юн	IOSH	IOSL	IIL¹	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.7	1.7	3.6	0.7	1.7	2	2	16	18	10	10
4 mA	-0.3	0.7	1.7	3.6	0.7	1.7	4	4	16	18	10	10
6 mA	-0.3	0.7	1.7	3.6	0.7	1.7	6	6	32	37	10	10
8 mA	-0.3	0.7	1.7	3.6	0.7	1.7	8	8	32	37	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

3. Currents are measured at 100°C junction temperature and maximum voltage.

- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Test Point  
Datapath 
$$\downarrow$$
 5 pF  $R = 1 k$   
Enable Path  $\downarrow$   $R = 1 k$   
 $Test Point$   
Enable Path  $\downarrow$   $Test Point$   
 $F = 1 k$   
 $R to VCCI for t_{LZ} / t_{ZL} / t_{ZLS}$   
 $R to GND for t_{HZ} / t_{ZH} / t_{ZHS} / t_{ZL} / t_{ZLS}$ 

#### Figure 2-8 • AC Loading

#### Table 2-82 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	2.5	1.2	5

Note: \*Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

# Table 2-86 •2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage<br/>Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V<br/>Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.97	2.36	0.18	1.08	0.66	2.41	2.21	1.96	1.92	6.01	5.81	ns
4 mA	Std.	0.97	2.36	0.18	1.08	0.66	2.41	2.21	1.96	1.92	6.01	5.81	ns
6 mA	Std.	0.97	1.97	0.18	1.08	0.66	2.01	1.75	2.21	2.40	5.61	5.34	ns
8 mA	Std.	0.97	1.97	0.18	1.08	0.66	2.01	1.75	2.21	2.40	5.61	5.34	ns
12 mA	Std.	0.97	1.75	0.18	1.08	0.66	1.79	1.52	2.38	2.70	5.39	5.11	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-87 • 2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.97	4.27	0.18	1.04	0.66	4.36	4.06	1.71	1.62	ns
4 mA	Std.	0.97	4.27	0.18	1.04	0.66	4.36	4.06	1.71	1.62	ns
6 mA	Std.	0.97	3.54	0.18	1.04	0.66	3.61	3.48	1.95	2.08	ns
8 mA	Std.	0.97	3.54	0.18	1.04	0.66	3.61	3.48	1.95	2.08	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-88 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.97	2.24	0.18	1.04	0.66	2.29	2.09	1.71	1.68	ns
4 mA	Std.	0.97	2.24	0.18	1.04	0.66	2.29	2.09	1.71	1.68	ns
6 mA	Std.	0.97	1.88	0.18	1.04	0.66	1.92	1.63	1.95	2.15	ns
8 mA	Std.	0.97	1.88	0.18	1.04	0.66	1.92	1.63	1.95	2.15	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-100 • 1.8 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.97	3.25	0.18	1.01	0.66	3.21	3.25	2.33	1.61	6.80	6.85	ns
4 mA	Std.	0.97	2.62	0.18	1.01	0.66	2.68	2.51	2.66	2.46	6.27	6.11	ns
6 mA	Std.	0.97	2.31	0.18	1.01	0.66	2.36	2.15	2.90	2.87	5.95	5.75	ns
8 mA	Std.	0.97	2.25	0.18	1.01	0.66	2.30	2.08	2.95	2.98	5.89	5.68	ns
12 mA	Std.	0.97	2.24	0.18	1.01	0.66	2.29	2.00	3.02	3.40	5.88	5.60	ns
16 mA	Std.	0.97	2.24	0.18	1.01	0.66	2.29	2.00	3.02	3.40	5.88	5.60	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-101 • 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.97	5.78	0.18	1.01	0.66	5.90	5.32	1.95	1.47	9.49	8.91	ns
4 mA	Std.	0.97	4.75	0.18	1.01	0.66	4.85	4.54	2.25	2.21	8.44	8.13	ns
6 mA	Std.	0.97	4.07	0.18	1.01	0.66	4.15	3.98	2.46	2.58	7.75	7.57	ns
8 mA	Std.	0.97	4.07	0.18	1.01	0.66	4.15	3.98	2.46	2.58	7.75	7.57	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-102 • 1.8 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

#### Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.97	2.76	0.18	1.01	0.66	2.79	2.76	1.94	1.51	6.39	6.35	ns
4 mA	Std.	0.97	2.25	0.18	1.01	0.66	2.30	2.09	2.24	2.29	5.89	5.69	ns
6 mA	Std.	0.97	1.97	0.18	1.01	0.66	2.02	1.76	2.46	2.66	5.61	5.36	ns
8 mA	Std.	0.97	1.97	0.18	1.01	0.66	2.02	1.76	2.46	2.66	5.61	5.36	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-103 • 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

#### Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V Applicable to Standard Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	Std.	0.97	5.63	0.18	0.98	0.66	5.74	5.30	1.68	1.24	ns
4 mA	Std.	0.97	4.69	0.18	0.98	0.66	4.79	4.52	1.97	1.98	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-138 • Minimum and Maximum DC Input and Output Levels for LVCMOS 1.2 V Wide Range	
Applicable to Standard Plus I/O Banks	

1.2 V LVCI Wide Rang			VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	μA <sup>5</sup>	μA <sup>5</sup>
100 µA	2mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.26	0.25 * VCCI	0.75 * VCCI	100	100	20	26	10	10

Notes:

1. The minimum drive strength for the default LVCMOS 1.2 V software configuration when run in wide range is ± 100 μA. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

4. Currents are measured at 100°C junction temperature and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

#### Table 2-139 • Minimum and Maximum DC Input and Output Levels for LVCMOS 1.2 V Wide Range Applicable to Standard I/O Banks

1.2 V LVCI Wide Rang			VIL	VIH		VOL	VOH	IOL	юн	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	μA <sup>5</sup>	μA <sup>5</sup>
100 µA	1 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	100	100	20	26	10	10

Notes:

 The minimum drive strength for the default LVCMOS 1.2 V software configuration when run in wide range is ± 100 μA. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

4. Currents are measured at 100°C junction temperature and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

#### Table 2-140 • 1.2 V LVCMOS Wide Range AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.2	0.6	5

Note: \*Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

#### **Timing Characteristics**

Refer to LVCMOS 1.2 V (normal range) "Timing Characteristics" on page 2-75 for worst-case timing.

#### B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to highperformance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF\_LVDS and BIBUF\_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-14. The input and output buffer delays are available in the LVDS section in Table 2-149 on page 2-81 and Table 2-150 on page 2-81.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver:  $R_S = 60 \Omega$  and  $R_T = 70 \Omega$ , given  $Z_0 = 50 \Omega$  (2") and  $Z_{stub} = 50 \Omega$  (~1.5").





#### LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-15. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.



Figure 2-15 • LVPECL Circuit Diagram and Board-Level Implementation

#### 1.2 V DC Core Voltage

## Table 2-158 • Input Data Register Propagation Delays Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	0.68	ns
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	0.97	ns
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	0.00	ns
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	1.02	ns
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	0.00	ns
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	1.19	ns
t <sub>IPRE2Q</sub>	Asynchronous Preset-to-Q of the Input Data Register	1.19	ns
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	0.00	ns
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	0.24	ns
t <sub>IREMPRE</sub>	Asynchronous Preset Removal Time for the Input Data Register	0.00	ns
t <sub>IRECPRE</sub>	Asynchronous Preset Recovery Time for the Input Data Register	0.24	ns
t <sub>IWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.19	ns
t <sub>IWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.19	ns
t <sub>ICKMPWH</sub>	Clock Minimum Pulse Width High for the Input Data Register	0.31	ns
t <sub>ICKMPWL</sub>	Clock Minimum Pulse Width Low for the Input Data Register	0.28	ns
		_	I

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

#### **Output Register**



Figure 2-19 • Output Register Timing Diagram

#### Table 2-179 • AGL600 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		S	Std.	
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.48	1.82	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.52	1.94	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.42	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-180 • AGL1000 Global Resource

#### Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.55	1.89	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.60	2.02	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.42	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

### Microsemi

Package Pin Assignments

CS81		CS81		
Pin Number	AGL030 Function	Pin Number	AGL030 Function	
A1	IO00RSB0	E1	GEB0/IO71RSE	
A2	IO02RSB0	E2	GEA0/IO72RSE	
A3	IO06RSB0	E3	GEC0/IO73RSE	
A4	IO11RSB0	E4	VCCIB1	
A5	IO16RSB0	E5	VCC	
A6	IO19RSB0	E6	VCCIB0	
A7	IO22RSB0	E7	GDC0/IO32RSE	
A8	IO24RSB0	E8	GDA0/IO33RSE	
A9	IO26RSB0	E9	GDB0/IO34RSE	
B1	IO81RSB1	F1	IO68RSB1	
B2	IO04RSB0	F2	IO67RSB1	
B3	IO10RSB0	F3	IO64RSB1	
B4	IO13RSB0	F4	GND	
B5	IO15RSB0	F5	VCCIB1	
B6	IO20RSB0	F6	IO47RSB1	
B7	IO21RSB0	F7	IO36RSB0	
B8	IO28RSB0	F8	IO38RSB0	
B9	IO25RSB0	F9	IO40RSB0	
C1	IO79RSB1	G1	IO65RSB1	
C2	IO80RSB1	G2	IO66RSB1	
C3	IO08RSB0	G3	IO57RSB1	
C4	IO12RSB0	G4	IO53RSB1	
C5	IO17RSB0	G5	IO49RSB1	
C6	IO14RSB0	G6	IO44RSB1	
C7	IO18RSB0	G7	IO46RSB1	
C8	IO29RSB0	G8	VJTAG	
C9	IO27RSB0	G9	TRST	
D1	IO74RSB1	H1	IO62RSB1	
D2	IO76RSB1	H2	FF/IO60RSB1	
D3	IO77RSB1	H3	IO58RSB1	
D4	VCC	H4	IO54RSB1	
D5	VCCIB0	H5	IO48RSB1	
D6	GND	H6	IO43RSB1	
D7	IO23RSB0	H7	IO42RSB1	
D8	IO31RSB0	H8	TDI	
D9	IO30RSB0	H9	TDO	

CS81		
Pin Number AGL030 Funct		
J1	IO63RSB1	
J2	IO61RSB1	
J3	IO59RSB1	
J4	IO56RSB1	
J5	IO52RSB1	
J6	IO45RSB1	
J7	ТСК	
J8	TMS	
J9	VPUMP	

Pin Number	ACL 020 Eurotion	_
	AGL030 Function	F
1	IO82RSB1	
2	IO80RSB1	
3	IO78RSB1	
4	IO76RSB1	
5	GEC0/IO73RSB1	
6	GEA0/IO72RSB1	
7	GEB0/IO71RSB1	
8	VCC	
9	GND	
10	VCCIB1	
11	IO68RSB1	
12	IO67RSB1	
13	IO66RSB1	
14	IO65RSB1	
15	IO64RSB1	
16	IO63RSB1	
17	IO62RSB1	
18	FF/IO60RSB1	
19	IO58RSB1	
20	IO56RSB1	
21	IO54RSB1	
22	IO52RSB1	
23	IO51RSB1	
24	VCC	
25	GND	
26	VCCIB1	
27	IO50RSB1	
28	IO48RSB1	
29	IO46RSB1	
30	IO44RSB1	
31	IO42RSB1	
32	ТСК	
33	TDI	
34	TMS	
35	VPUMP	
36	TDO	

٦	QN68		
۱	Pin Number	AGL030 Function	
	37	TRST	
	38	VJTAG	
	39	IO40RSB0	
	40	IO37RSB0	
	41	GDB0/IO34RSB0	
	42	GDA0/IO33RSB0	
	43	GDC0/IO32RSB0	
	44	VCCIB0	
	45	GND	
	46	VCC	
	47	IO31RSB0	
	48	IO29RSB0	
	49	IO28RSB0	
	50	IO27RSB0	
	51	IO25RSB0	
	52	IO24RSB0	
	53	IO22RSB0	
	54	IO21RSB0	
	55	IO19RSB0	
	56	IO17RSB0	
	57	IO15RSB0	
	58	IO14RSB0	
	59	VCCIB0	
	60	GND	
	61	VCC	
	62	IO12RSB0	
	63	IO10RSB0	
	64	IO08RSB0	
	65	IO06RSB0	
	66	IO04RSB0	
	67	IO02RSB0	
1	68	IO00RSB0	

### Microsemi

Package Pin Assignments

FG144			
Pin Number AGL250 Function			
K1	GEB0/IO99NDB3		
K2	GEA1/IO98PDB3		
K3	GEA0/IO98NDB3		
K4	GEA2/IO97RSB2		
K5	IO90RSB2		
K6	IO84RSB2		
K7	GND		
K8	IO66RSB2		
K9	GDC2/IO63RSB2		
K10	GND		
K11	GDA0/IO60VDB1		
K12	GDB0/IO59VDB1		
L1	GND		
L2	VMV3		
L3	FF/GEB2/IO96RSB2		
L4	IO91RSB2		
L5	VCCIB2		
L6	IO82RSB2		
L7	IO80RSB2		
L8	IO72RSB2		
L9	TMS		
L10	VJTAG		
L11	VMV2		
L12	TRST		
M1	GNDQ		
M2	GEC2/IO95RSB2		
M3	IO92RSB2		
M4	IO89RSB2		
M5	IO87RSB2		
M6	IO85RSB2		
M7	IO78RSB2		
M8	IO76RSB2		
M9	TDI		
M10	VCCIB2		
M11	VPUMP		
M12	GNDQ		





Note: This is the bottom view of the package.

#### Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

FG484			
Pin Number	AGL400 Function		
G5	IO151UDB3		
G6	GAC2/IO153UDB3		
G7	IO06RSB0		
G8	GNDQ		
G9	IO10RSB0		
G10	IO19RSB0		
G11	IO26RSB0		
G12	IO30RSB0		
G13	IO40RSB0		
G14	IO46RSB0		
G15	GNDQ		
G16	IO47RSB0		
G17	GBB2/IO61PPB1		
G18	IO53RSB0		
G19	IO63NDB1		
G20	NC		
G21	NC		
G22	NC		
H1	NC		
H2	NC		
H3	VCC		
H4	IO150PDB3		
H5	IO08RSB0		
H6	IO153VDB3		
H7	IO152VDB3		
H8	VMV0		
H9	VCCIB0		
H10	VCCIB0		
H11	IO25RSB0		
H12	IO31RSB0		
H13	VCCIB0		
H14	VCCIB0		
H15	VMV1		
H16	GBC2/IO62PDB1		
H17	IO65RSB1		
H18	IO52RSB0		

FG484		
Pin Number	AGL1000 Function	
V15	IO125RSB2	
V16	GDB2/IO115RSB2	
V17	TDI	
V18	GNDQ	
V19	TDO	
V20	GND	
V21	NC	
V22	IO109NDB1	
W1	NC	
W2	IO191PDB3	
W3	NC	
W4	GND	
W5	IO183RSB2	
W6	FF/GEB2/IO186RSB2	
W7	IO172RSB2	
W8	IO170RSB2	
W9	IO164RSB2	
W10	IO158RSB2	
W11	IO153RSB2	
W12	IO142RSB2	
W13	IO135RSB2	
W14	IO130RSB2	
W15	GDC2/IO116RSB2	
W16	IO120RSB2	
W17	GDA2/IO114RSB2	
W18	TMS	
W19	GND	
W20	NC	
W21	NC	
W22	NC	
Y1	VCCIB3	
Y2	IO191NDB3	
Y3	NC	
Y4	IO182RSB2	
Y5	GND	
Y6	IO177RSB2	

Microsemi

IGLOO Low Power Flash FPGAs

Revision / Version	Changes	Page
Revision 3 (Feb 2008) Product Brief rev. 2	This document was updated to include AGL015 device information. QN68 is a new package offered in the AGL015. The following sections were updated: "Features and Benefits" "IGLOO Ordering Information" "Temperature Grade Offerings" "IGLOO Devices" Product Family Table Table 1 • IGLOO FPGAs Package Sizes Dimensions "AGL015 and AGL030" note The "Temperature Grade Offerings" table was updated to include M1AGL600. In the "IGLOO Ordering Information" table, the QN package measurements were updated to include both 0.4 mm and 0.5 mm.	N/A IV III
	In the "General Description" section, the number of I/Os was updated from 288 to 300.	1-1
Packaging v1.2	The "QN68" section is new.	4-25
<b>Revision 2 (Jan 2008)</b> Packaging v1.1	The "CS196" package and pin table was added for AGL125.	4-10
<b>Revision 1 (Jan 2008)</b> Product Brief rev. 1	The "Low Power" section was updated to change the description of low power active FPGA operation to "from 12 $\mu$ W" from "from 25 $\mu$ W." The same update was made in the "General Description" section and the "Flash*Freeze Technology" section.	l, 1-1
Revision 0 (Jan 2008)	This document was previously in datasheet Advance v0.7. As a result of moving to the handbook format, Actel has restarted the numbering.	N/A
Advance v0.7 (December 2007)	Table 1 • IGLOO Product Family, the "I/Os Per Package1" table, and the Temperature Grade Offerings table were updated to reflect the following: CS196 is now supported for AGL250; device/package support for QN132 is to be determined for AGL250; the CS281 package was added for AGL600 and AGL1000.	i, ii, iv
	Table 2 • IGLOO FPGAs Package Sizes Dimensions is new, and package sizes were removed from the "I/Os Per Package1" table.	ii
	The "I/Os Per Package1"table was updated to reflect 77 instead of 79 single- ended I/Os for the VG100 package for AGL030.	ii
	The "Timing Model" was updated to be consistent with the revised timing numbers.	2-20
	In Table 2-27 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings, $T_J$ was changed to $T_A$ in notes 1 and 2.	2-26
	All AC Loading figures for single-ended I/O standards were changed from Datapaths at 35 pF to 5 pF.	N/A
	The "1.2 V LVCMOS (JESD8-12A)" section is new.	2-74
	This document was previously in datasheet Advance v0.7. As a result of moving to the handbook format, Actel has restarted the version numbers. The new version number is Advance v0.1.	N/A
	Table 2-4 • IGLOO CCC/PLL Specification and Table 2-5 • IGLOO CCC/PLL         Specification were updated.	2-19, 2-20