



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 9216 |
| Total RAM Bits | 55296 |
| Number of I/O | 178 |
| Number of Gates | 400000 |
| Voltage - Supply | 1.14V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FPBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/agl400v2-fgg256i |

Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature¹

| Product Grade | Programming Cycles | Program Retention (biased/unbiased) | Maximum Storage Temperature T _{STG} (°C) ² | Maximum Operating Junction Temperature T _J (°C) ² |
|---------------|--------------------|-------------------------------------|--|---|
| Commercial | 500 | 20 years | 110 | 100 |
| Industrial | 500 | 20 years | 110 | 100 |

Notes:

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 on page 2-2 for device operating conditions and absolute limits.

Table 2-4 • Overshoot and Undershoot Limits¹

| VCCI | Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ² | Maximum Overshoot/Undershoot ² |
|---------------|---|---|
| 2.7 V or less | 10% | 1.4 V |
| | 5% | 1.49 V |
| 3 V | 10% | 1.1 V |
| | 5% | 1.19 V |
| 3.3 V | 10% | 0.79 V |
| | 5% | 0.88 V |
| 3.6 V | 10% | 0.45 V |
| | 5% | 0.54 V |

Notes:

1. Based on reliability requirements at junction temperature at 85°C.
2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.
3. This table does not provide PCI overshoot/undershoot limits.

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

IGLOO I/Os are activated only if ALL of the following three conditions are met:

1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5).
2. VCCI > VCC – 0.75 V (typical)
3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.2 V

Ramping down (V5 Devices): 0.5 V < trip_point_down < 1.1 V

Ramping up (V2 devices): 0.75 V < trip_point_up < 1.05 V

Ramping down (V2 devices): 0.65 V < trip_point_down < 0.95 V

VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.1 V

Ramping down (V5 devices): 0.5 V < trip_point_down < 1.0 V

Package Thermal Characteristics

The device junction-to-case thermal resistivity is θ_{jc} and the junction-to-ambient air thermal resistivity is θ_{ja} . The thermal characteristics for θ_{ja} are shown for two air flow rates. The absolute maximum junction temperature is 100°C. EQ 2 shows a sample calculation of the absolute maximum power dissipation allowed for the AGL1000-FG484 package at commercial temperature and in still air.

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}(\text{°C/W})} = \frac{100^{\circ}\text{C} - 70^{\circ}\text{C}}{23.3^{\circ}\text{C/W}} = 1.28 \text{ W}$$

EQ 2

Table 2-5 • Package Thermal Resistivities

| Package Type | Device | Pin Count | θ_{jc} | θ_{ja} | | | Unit |
|---------------------------------|---------|-----------|---------------|---------------|-------|---------|------|
| | | | | Still Air | 1 m/s | 2.5 m/s | |
| Quad Flat No Lead (QN) | AGL030 | 132 | 13.1 | 21.4 | 16.8 | 15.3 | C/W |
| | AGL060 | 132 | 11.0 | 21.2 | 16.6 | 15.0 | C/W |
| | AGL125 | 132 | 9.2 | 21.1 | 16.5 | 14.9 | C/W |
| | AGL250 | 132 | 8.9 | 21.0 | 16.4 | 14.8 | C/W |
| | AGL030 | 68 | 13.4 | 68.4 | 45.8 | 43.1 | C/W |
| Very Thin Quad Flat Pack (VQ)* | | 100 | 10.0 | 35.3 | 29.4 | 27.1 | C/W |
| Chip Scale Package (CS) | AGL1000 | 281 | 6.0 | 28.0 | 22.8 | 21.5 | C/W |
| | AGL400 | 196 | 7.2 | 37.1 | 31.1 | 28.9 | C/W |
| | AGL250 | 196 | 7.6 | 38.3 | 32.2 | 30.0 | C/W |
| | AGL125 | 196 | 8.0 | 39.5 | 33.4 | 31.1 | C/W |
| | AGL030 | 81 | 12.4 | 32.8 | 28.5 | 27.2 | C/W |
| | AGL060 | 81 | 11.1 | 28.8 | 24.8 | 23.5 | C/W |
| | AGL250 | 81 | 10.4 | 26.9 | 22.3 | 20.9 | C/W |
| Micro Chip Scale Package (UC) | AGL030 | 81 | 16.9 | 40.6 | 35.2 | 33.7 | C/W |
| Fine Pitch Ball Grid Array (FG) | AGL060 | 144 | 18.6 | 55.2 | 49.4 | 47.2 | C/W |
| | AGL1000 | 144 | 6.3 | 31.6 | 26.2 | 24.2 | C/W |
| | AGL400 | 144 | 6.8 | 37.6 | 31.2 | 29.0 | C/W |
| | AGL250 | 256 | 12.0 | 38.6 | 34.7 | 33.0 | C/W |
| | AGL1000 | 256 | 6.6 | 28.1 | 24.4 | 22.7 | C/W |
| | AGL1000 | 484 | 8.0 | 23.3 | 19.0 | 16.7 | C/W |

Note: *Thermal resistances for other device-package combinations will be posted in a later revision.

Disclaimer:

The simulation for determining the junction-to-air thermal resistance is based on JEDEC standards (JESD51) and assumptions made in building the model. Junction-to-case is based on SEMI G38-88. JESD51 is only used for comparing one package to another package, provided the two tests use the same condition. They have little relevance in actual application and therefore should be used with a degree of caution.

Table 2-26 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings Applicable to Standard Plus I/O Banks

| I/O Standard | Drive Strength | Equivalent Software Default Drive Strength Option ² | Slew Rate | VIL | | VIH | | VOL | VOH | I _{OL} | I _{OH} |
|--------------------------------------|--------------------------|--|-----------|--------|-------------|-------------|--------|-------------|-------------|-----------------|-----------------|
| | | | | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA |
| 3.3 V LVTTTL / 3.3 V LVCMOS | 12 mA | 12 mA | High | −0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 |
| 3.3 V LVCMOS Wide Range ³ | 100 µA | 12 mA | High | −0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD-0.2 | 0.1 | 0.1 |
| 2.5 V LVCMOS | 12 mA | 12 mA | High | −0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 12 | 12 |
| 1.8 V LVCMOS | 8 mA | 8 mA | High | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 8 | 8 |
| 1.5 V LVCMOS | 4 mA | 4 mA | High | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 4 | 4 |
| 1.2 V LVCMOS ⁴ | 2 mA | 2 mA | High | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.26 | 0.25 * VCCI | 0.75 * VCCI | 2 | 2 |
| 1.2 V LVCMOS Wide Range ⁴ | 100 µA | 2 mA | High | −0.3 | 0.3 * VCCI | 0.7 * VCCI | 1.575 | 0.1 | VCCI − 0.1 | 0.1 | 0.1 |
| 3.3 V PCI | Per PCI specifications | | | | | | | | | | |
| 3.3 V PCI-X | Per PCI-X specifications | | | | | | | | | | |

Notes:

1. Currents are measured at 85°C junction temperature.
2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu\text{A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
4. Applicable to V2 Devices operating at $V_{CCI} \geq V_{CC}$.
5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.

Table 2-42 • I/O Short Currents IOSH/IOSL
Applicable to Advanced I/O Banks

| | Drive Strength | IOSL (mA)* | IOSH (mA)* |
|-----------------------------|-----------------------------|------------------------------|------------------------------|
| 3.3 V LVTTTL / 3.3 V LVCMOS | 2 mA | 25 | 27 |
| | 4 mA | 25 | 27 |
| | 6 mA | 51 | 54 |
| | 8 mA | 51 | 54 |
| | 12 mA | 103 | 109 |
| | 16 mA | 132 | 127 |
| | 24 mA | 268 | 181 |
| 3.3 V LVCMOS Wide Range | 100 μ A | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 16 | 18 |
| | 4 mA | 16 | 18 |
| | 6 mA | 32 | 37 |
| | 8 mA | 32 | 37 |
| | 12 mA | 65 | 74 |
| | 16 mA | 83 | 87 |
| | 24 mA | 169 | 124 |
| 1.8 V LVCMOS | 2 mA | 9 | 11 |
| | 4 mA | 17 | 22 |
| | 6 mA | 35 | 44 |
| | 8 mA | 45 | 51 |
| | 12 mA | 91 | 74 |
| | 16 mA | 91 | 74 |
| 1.5 V LVCMOS | 2 mA | 13 | 16 |
| | 4 mA | 25 | 33 |
| | 6 mA | 32 | 39 |
| | 8 mA | 66 | 55 |
| | 12 mA | 66 | 55 |
| 1.2 V LVCMOS | 2 mA | 20 | 26 |
| 1.2 V LVCMOS Wide Range | 100 μ A | 20 | 26 |
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 103 | 109 |

Note: * $T_J = 100^{\circ}\text{C}$

Table 2-60 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Applicable to Standard Plus Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 1.55 | 2.89 | 0.26 | 0.97 | 1.10 | 2.93 | 2.38 | 2.53 | 2.96 | 8.72 | 8.17 | ns |
| 4 mA | Std. | 1.55 | 2.89 | 0.26 | 0.97 | 1.10 | 2.93 | 2.38 | 2.53 | 2.96 | 8.72 | 8.17 | ns |
| 6 mA | Std. | 1.55 | 2.50 | 0.26 | 0.97 | 1.10 | 2.54 | 2.04 | 2.77 | 3.37 | 8.33 | 7.82 | ns |
| 8 mA | Std. | 1.55 | 2.50 | 0.26 | 0.97 | 1.10 | 2.54 | 2.04 | 2.77 | 3.37 | 8.33 | 7.82 | ns |
| 12 mA | Std. | 1.55 | 2.31 | 0.26 | 0.97 | 1.10 | 2.34 | 1.86 | 2.93 | 3.64 | 8.12 | 7.65 | ns |
| 16 mA | Std. | 1.55 | 2.31 | 0.26 | 0.97 | 1.10 | 2.34 | 1.86 | 2.93 | 3.64 | 8.12 | 7.65 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-61 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Applicable to Standard Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA | Std. | 1.55 | 4.39 | 0.26 | 0.94 | 1.10 | 4.46 | 3.91 | 2.17 | 2.44 | ns |
| 4 mA | Std. | 1.55 | 4.39 | 0.26 | 0.94 | 1.10 | 4.46 | 3.91 | 2.17 | 2.44 | ns |
| 6 mA | Std. | 1.55 | 3.72 | 0.26 | 0.94 | 1.10 | 3.78 | 3.43 | 2.40 | 2.85 | ns |
| 8 mA | Std. | 1.55 | 3.72 | 0.26 | 0.94 | 1.10 | 3.78 | 3.43 | 2.40 | 2.85 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-62 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Applicable to Standard Banks

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA | Std. | 1.55 | 2.74 | 0.26 | 0.94 | 1.10 | 2.78 | 2.26 | 2.17 | 2.55 | ns |
| 4 mA | Std. | 1.55 | 2.74 | 0.26 | 0.94 | 1.10 | 2.78 | 2.26 | 2.17 | 2.55 | ns |
| 6 mA | Std. | 1.55 | 2.38 | 0.26 | 0.94 | 1.10 | 2.41 | 1.92 | 2.40 | 2.96 | ns |
| 8 mA | Std. | 1.55 | 2.38 | 0.26 | 0.94 | 1.10 | 2.41 | 1.92 | 2.40 | 2.96 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

Table 2-95 • Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

| 1.8 V LVCMOS | VIL | | VIH | | VOL | VOH | IOL | IOH | IOSH | IOSL | IIL ¹ | IIH ² |
|----------------|--------|-------------|-------------|--------|--------|-------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μA ⁴ | μA ⁴ |
| 2 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 2 | 2 | 9 | 11 | 10 | 10 |
| 4 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 4 | 4 | 17 | 22 | 10 | 10 |
| 6 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 6 | 6 | 35 | 44 | 10 | 10 |
| 8 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 8 | 8 | 45 | 51 | 10 | 10 |
| 12 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 12 | 12 | 91 | 74 | 10 | 10 |
| 16 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 16 | 16 | 91 | 74 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
2. IIH is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

Table 2-96 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

| 1.8 V LVCMOS | VIL | | VIH | | VOL | VOH | IOL | IOH | IOSH | IOSL | IIL ¹ | IIH ² |
|----------------|--------|-------------|-------------|--------|--------|-------------|-----|-----|----------------------|----------------------|------------------|------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μA ⁴ | μA ⁴ |
| 2 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 2 | 2 | 9 | 11 | 10 | 10 |
| 4 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 4 | 4 | 17 | 22 | 10 | 10 |
| 6 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 6 | 6 | 35 | 44 | 10 | 10 |
| 8 mA | −0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | VCCI − 0.45 | 8 | 8 | 35 | 44 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3\text{ V} < V_{IN} < V_{IL}$.
2. IIH is the input leakage current per I/O pin over recommended operating conditions $V_{IH} < V_{IN} < V_{CCI}$. Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.

Table 2-123 • 1.5 V LVC MOS Low Slew – Applies to 1.2 V DC Core Voltage**Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 1.55 | 6.43 | 0.26 | 1.27 | 1.10 | 6.54 | 5.95 | 2.82 | 2.83 | 12.32 | 11.74 | ns |
| 4 mA | Std. | 1.55 | 5.59 | 0.26 | 1.27 | 1.10 | 5.68 | 5.27 | 3.07 | 3.27 | 11.47 | 11.05 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-124 • 1.5 V LVC MOS High Slew – Applies to 1.2 V DC Core Voltage**Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Plus Banks**

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | t_{ZLS} | t_{ZHS} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-----------|-----------|-------|
| 2 mA | Std. | 1.55 | 3.02 | 0.26 | 1.27 | 1.10 | 3.07 | 2.81 | 2.82 | 2.92 | 8.85 | 8.59 | ns |
| 4 mA | Std. | 1.55 | 2.68 | 0.26 | 1.27 | 1.10 | 2.72 | 2.39 | 3.07 | 3.37 | 8.50 | 8.18 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-125 • 1.5 V LVC MOS Low Slew – Applies to 1.2 V DC Core Voltage**Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA | Std. | 1.55 | 6.35 | 0.26 | 1.22 | 1.10 | 6.46 | 5.93 | 2.40 | 2.46 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-126 • 1.5 V LVC MOS High Slew – Applies to 1.2 V DC Core Voltage**Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V****Applicable to Standard Banks**

| Drive Strength | Speed Grade | t_{DOUT} | t_{DP} | t_{DIN} | t_{PY} | t_{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t_{HZ} | Units |
|----------------|-------------|------------|----------|-----------|----------|------------|----------|----------|----------|----------|-------|
| 2 mA | Std. | 1.55 | 2.92 | 0.26 | 1.22 | 1.10 | 2.96 | 2.60 | 2.40 | 2.56 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-14. The input and output buffer delays are available in the LVDS section in Table 2-149 on page 2-81 and Table 2-150 on page 2-81.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: $R_S = 60\ \Omega$ and $R_T = 70\ \Omega$, given $Z_0 = 50\ \Omega$ (2") and $Z_{stub} = 50\ \Omega$ (~1.5").




Figure 2-14 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers

LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-15. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.




Figure 2-15 • LVPECL Circuit Diagram and Board-Level Implementation

I/O Register Specifications

Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset




Figure 2-16 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

Timing Characteristics

1.5 V DC Core Voltage

Table 2-169 • Combinatorial Cell Propagation Delays

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.425\text{ V}$

| Combinatorial Cell | Equation | Parameter | Std. | Units |
|--------------------|---------------------------|-----------|------|-------|
| INV | $Y = !A$ | t_{PD} | 0.80 | ns |
| AND2 | $Y = A \cdot B$ | t_{PD} | 0.84 | ns |
| NAND2 | $Y = !(A \cdot B)$ | t_{PD} | 0.90 | ns |
| OR2 | $Y = A + B$ | t_{PD} | 1.19 | ns |
| NOR2 | $Y = !(A + B)$ | t_{PD} | 1.10 | ns |
| XOR2 | $Y = A \oplus B$ | t_{PD} | 1.37 | ns |
| MAJ3 | $Y = \text{MAJ}(A, B, C)$ | t_{PD} | 1.33 | ns |
| XOR3 | $Y = A \oplus B \oplus C$ | t_{PD} | 1.79 | ns |
| MUX2 | $Y = A !S + B S$ | t_{PD} | 1.48 | ns |
| AND3 | $Y = A \cdot B \cdot C$ | t_{PD} | 1.21 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-170 • Combinatorial Cell Propagation Delays

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$

| Combinatorial Cell | Equation | Parameter | Std. | Units |
|--------------------|---------------------------|-----------|------|-------|
| INV | $Y = !A$ | t_{PD} | 1.34 | ns |
| AND2 | $Y = A \cdot B$ | t_{PD} | 1.43 | ns |
| NAND2 | $Y = !(A \cdot B)$ | t_{PD} | 1.59 | ns |
| OR2 | $Y = A + B$ | t_{PD} | 2.30 | ns |
| NOR2 | $Y = !(A + B)$ | t_{PD} | 2.07 | ns |
| XOR2 | $Y = A \oplus B$ | t_{PD} | 2.46 | ns |
| MAJ3 | $Y = \text{MAJ}(A, B, C)$ | t_{PD} | 2.46 | ns |
| XOR3 | $Y = A \oplus B \oplus C$ | t_{PD} | 3.12 | ns |
| MUX2 | $Y = A !S + B S$ | t_{PD} | 2.83 | ns |
| AND3 | $Y = A \cdot B \cdot C$ | t_{PD} | 2.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-193 • RAM4K9

Commercial-Case Conditions: $T_J = 70^\circ\text{C}$, Worst-Case $V_{CC} = 1.14\text{ V}$

| Parameter | Description | Std. | Units |
|----------------|--|-------|-------|
| t_{AS} | Address setup time | 1.53 | ns |
| t_{AH} | Address hold time | 0.29 | ns |
| t_{ENS} | REN WEN setup time | 1.50 | ns |
| t_{ENH} | REN, WEN hold time | 0.29 | ns |
| t_{BKS} | BLK setup time | 3.05 | ns |
| t_{BKH} | BLK hold time | 0.29 | ns |
| t_{DS} | Input data (DIN) setup time | 1.33 | ns |
| t_{DH} | Input data (DIN) hold time | 0.66 | ns |
| t_{CKQ1} | Clock High to new data valid on DOUT (output retained, WMODE = 0) | 6.61 | ns |
| | Clock High to new data valid on DOUT (flow-through, WMODE = 1) | 5.72 | ns |
| t_{CKQ2} | Clock High to new data valid on DOUT (pipelined) | 3.38 | ns |
| t_{C2CWWL}^1 | Address collision clk-to-clk delay for reliable write after write on same address – Applicable to Closing Edge | 0.30 | ns |
| t_{C2CRWH}^1 | Address collision clk-to-clk delay for reliable read access after write on same address – Applicable to Opening Edge | 0.89 | ns |
| t_{C2CWRH}^1 | Address collision clk-to-clk delay for reliable write access after read on same address – Applicable to Opening Edge | 1.01 | ns |
| t_{RSTBQ} | RESET Low to data out Low on DOUT (flow-through) | 3.86 | ns |
| | RESET Low to data out Low on DOUT (pipelined) | 3.86 | ns |
| $t_{REMRSTB}$ | RESET removal | 1.12 | ns |
| $t_{RECRSTB}$ | RESET recovery | 5.93 | ns |
| $t_{MPWRSTB}$ | RESET minimum pulse width | 1.18 | ns |
| t_{CYC} | Clock cycle time | 10.90 | ns |
| F_{MAX} | Maximum frequency | 92 | MHz |

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

| QN132 | |
|------------|-----------------|
| Pin Number | AGL060 Function |
| A1 | GAB2/IO00RSB1 |
| A2 | IO93RSB1 |
| A3 | VCCIB1 |
| A4 | GFC1/IO89RSB1 |
| A5 | GFB0/IO86RSB1 |
| A6 | VCCPLF |
| A7 | GFA1/IO84RSB1 |
| A8 | GFC2/IO81RSB1 |
| A9 | IO78RSB1 |
| A10 | VCC |
| A11 | GEB1/IO75RSB1 |
| A12 | GEA0/IO72RSB1 |
| A13 | GEC2/IO69RSB1 |
| A14 | IO65RSB1 |
| A15 | VCC |
| A16 | IO64RSB1 |
| A17 | IO63RSB1 |
| A18 | IO62RSB1 |
| A19 | IO61RSB1 |
| A20 | IO58RSB1 |
| A21 | GDB2/IO55RSB1 |
| A22 | NC |
| A23 | GDA2/IO54RSB1 |
| A24 | TDI |
| A25 | TRST |
| A26 | GDC1/IO48RSB0 |
| A27 | VCC |
| A28 | IO47RSB0 |
| A29 | GCC2/IO46RSB0 |
| A30 | GCA2/IO44RSB0 |
| A31 | GCA0/IO43RSB0 |
| A32 | GCB1/IO40RSB0 |
| A33 | IO36RSB0 |
| A34 | VCC |
| A35 | IO31RSB0 |
| A36 | GBA2/IO28RSB0 |

| QN132 | |
|------------|------------------|
| Pin Number | AGL060 Function |
| A37 | GBB1/IO25RSB0 |
| A38 | GBC0/IO22RSB0 |
| A39 | VCCIB0 |
| A40 | IO21RSB0 |
| A41 | IO18RSB0 |
| A42 | IO15RSB0 |
| A43 | IO14RSB0 |
| A44 | IO11RSB0 |
| A45 | GAB1/IO08RSB0 |
| A46 | NC |
| A47 | GAB0/IO07RSB0 |
| A48 | IO04RSB0 |
| B1 | IO01RSB1 |
| B2 | GAC2/IO94RSB1 |
| B3 | GND |
| B4 | GFC0/IO88RSB1 |
| B5 | VCOMPLF |
| B6 | GND |
| B7 | GFB2/IO82RSB1 |
| B8 | IO79RSB1 |
| B9 | GND |
| B10 | GEB0/IO74RSB1 |
| B11 | VMV1 |
| B12 | FF/GEB2/IO70RSB1 |
| B13 | IO67RSB1 |
| B14 | GND |
| B15 | NC |
| B16 | NC |
| B17 | GND |
| B18 | IO59RSB1 |
| B19 | GDC2/IO56RSB1 |
| B20 | GND |
| B21 | GNDQ |
| B22 | TMS |
| B23 | TDO |

| QN132 | |
|------------|-----------------|
| Pin Number | AGL060 Function |
| B24 | GDC0/IO49RSB0 |
| B25 | GND |
| B26 | NC |
| B27 | GCB2/IO45RSB0 |
| B28 | GND |
| B29 | GCB0/IO41RSB0 |
| B30 | GCC1/IO38RSB0 |
| B31 | GND |
| B32 | GBB2/IO30RSB0 |
| B33 | VMV0 |
| B34 | GBA0/IO26RSB0 |
| B35 | GBC1/IO23RSB0 |
| B36 | GND |
| B37 | IO20RSB0 |
| B38 | IO17RSB0 |
| B39 | GND |
| B40 | IO12RSB0 |
| B41 | GAC0/IO09RSB0 |
| B42 | GND |
| B43 | GAA1/IO06RSB0 |
| B44 | GNDQ |
| C1 | GAA2/IO02RSB1 |
| C2 | IO95RSB1 |
| C3 | VCC |
| C4 | GFB1/IO87RSB1 |
| C5 | GFA0/IO85RSB1 |
| C6 | GFA2/IO83RSB1 |
| C7 | IO80RSB1 |
| C8 | VCCIB1 |
| C9 | GEA1/IO73RSB1 |
| C10 | GNDQ |
| C11 | GEA2/IO71RSB1 |
| C12 | IO68RSB1 |
| C13 | VCCIB1 |
| C14 | NC |
| C15 | NC |

| VQ100 | |
|------------|-------------------|
| Pin Number | AGL125 Function |
| 1 | GND |
| 2 | GAA2/IO67RSB1 |
| 3 | IO68RSB1 |
| 4 | GAB2/IO69RSB1 |
| 5 | IO132RSB1 |
| 6 | GAC2/IO131RSB1 |
| 7 | IO130RSB1 |
| 8 | IO129RSB1 |
| 9 | GND |
| 10 | GFB1/IO124RSB1 |
| 11 | GFB0/IO123RSB1 |
| 12 | VCOMPLF |
| 13 | GFA0/IO122RSB1 |
| 14 | VCCPLF |
| 15 | GFA1/IO121RSB1 |
| 16 | GFA2/IO120RSB1 |
| 17 | VCC |
| 18 | VCCIB1 |
| 19 | GEC0/IO111RSB1 |
| 20 | GEB1/IO110RSB1 |
| 21 | GEB0/IO109RSB1 |
| 22 | GEA1/IO108RSB1 |
| 23 | GEA0/IO107RSB1 |
| 24 | VMV1 |
| 25 | GNDQ |
| 26 | GEA2/IO106RSB1 |
| 27 | FF/GEB2/IO105RSB1 |
| 28 | GEC2/IO104RSB1 |
| 29 | IO102RSB1 |
| 30 | IO100RSB1 |
| 31 | IO99RSB1 |
| 32 | IO97RSB1 |
| 33 | IO96RSB1 |
| 34 | IO95RSB1 |
| 35 | IO94RSB1 |

| VQ100 | |
|------------|-----------------|
| Pin Number | AGL125 Function |
| 36 | IO93RSB1 |
| 37 | VCC |
| 38 | GND |
| 39 | VCCIB1 |
| 40 | IO87RSB1 |
| 41 | IO84RSB1 |
| 42 | IO81RSB1 |
| 43 | IO75RSB1 |
| 44 | GDC2/IO72RSB1 |
| 45 | GDB2/IO71RSB1 |
| 46 | GDA2/IO70RSB1 |
| 47 | TCK |
| 48 | TDI |
| 49 | TMS |
| 50 | VMV1 |
| 51 | GND |
| 52 | VPUMP |
| 53 | NC |
| 54 | TDO |
| 55 | TRST |
| 56 | VJTAG |
| 57 | GDA1/IO65RSB0 |
| 58 | GDC0/IO62RSB0 |
| 59 | GDC1/IO61RSB0 |
| 60 | GCC2/IO59RSB0 |
| 61 | GCB2/IO58RSB0 |
| 62 | GCA0/IO56RSB0 |
| 63 | GCA1/IO55RSB0 |
| 64 | GCC0/IO52RSB0 |
| 65 | GCC1/IO51RSB0 |
| 66 | VCCIB0 |
| 67 | GND |
| 68 | VCC |
| 69 | IO47RSB0 |
| 70 | GBC2/IO45RSB0 |
| 71 | GBB2/IO43RSB0 |

| VQ100 | |
|------------|-----------------|
| Pin Number | AGL125 Function |
| 72 | IO42RSB0 |
| 73 | GBA2/IO41RSB0 |
| 74 | VMV0 |
| 75 | GNDQ |
| 76 | GBA1/IO40RSB0 |
| 77 | GBA0/IO39RSB0 |
| 78 | GBB1/IO38RSB0 |
| 79 | GBB0/IO37RSB0 |
| 80 | GBC1/IO36RSB0 |
| 81 | GBC0/IO35RSB0 |
| 82 | IO32RSB0 |
| 83 | IO28RSB0 |
| 84 | IO25RSB0 |
| 85 | IO22RSB0 |
| 86 | IO19RSB0 |
| 87 | VCCIB0 |
| 88 | GND |
| 89 | VCC |
| 90 | IO15RSB0 |
| 91 | IO13RSB0 |
| 92 | IO11RSB0 |
| 93 | IO09RSB0 |
| 94 | IO07RSB0 |
| 95 | GAC1/IO05RSB0 |
| 96 | GAC0/IO04RSB0 |
| 97 | GAB1/IO03RSB0 |
| 98 | GAB0/IO02RSB0 |
| 99 | GAA1/IO01RSB0 |
| 100 | GAA0/IO00RSB0 |

| FG256 | |
|------------|------------------|
| Pin Number | AGL1000 Function |
| A1 | GND |
| A2 | GAA0/IO00RSB0 |
| A3 | GAA1/IO01RSB0 |
| A4 | GAB0/IO02RSB0 |
| A5 | IO16RSB0 |
| A6 | IO22RSB0 |
| A7 | IO28RSB0 |
| A8 | IO35RSB0 |
| A9 | IO45RSB0 |
| A10 | IO50RSB0 |
| A11 | IO55RSB0 |
| A12 | IO61RSB0 |
| A13 | GBB1/IO75RSB0 |
| A14 | GBA0/IO76RSB0 |
| A15 | GBA1/IO77RSB0 |
| A16 | GND |
| B1 | GAB2/IO224PDB3 |
| B2 | GAA2/IO225PDB3 |
| B3 | GNDQ |
| B4 | GAB1/IO03RSB0 |
| B5 | IO17RSB0 |
| B6 | IO21RSB0 |
| B7 | IO27RSB0 |
| B8 | IO34RSB0 |
| B9 | IO44RSB0 |
| B10 | IO51RSB0 |
| B11 | IO57RSB0 |
| B12 | GBC1/IO73RSB0 |
| B13 | GBB0/IO74RSB0 |
| B14 | IO71RSB0 |
| B15 | GBA2/IO78PDB1 |
| B16 | IO81PDB1 |
| C1 | IO224NDB3 |
| C2 | IO225NDB3 |
| C3 | VMV3 |
| C4 | IO11RSB0 |
| C5 | GAC0/IO04RSB0 |
| C6 | GAC1/IO05RSB0 |

| FG256 | |
|------------|------------------|
| Pin Number | AGL1000 Function |
| C7 | IO25RSB0 |
| C8 | IO36RSB0 |
| C9 | IO42RSB0 |
| C10 | IO49RSB0 |
| C11 | IO56RSB0 |
| C12 | GBC0/IO72RSB0 |
| C13 | IO62RSB0 |
| C14 | VMV0 |
| C15 | IO78NDB1 |
| C16 | IO81NDB1 |
| D1 | IO222NDB3 |
| D2 | IO222PDB3 |
| D3 | GAC2/IO223PDB3 |
| D4 | IO223NDB3 |
| D5 | GNDQ |
| D6 | IO23RSB0 |
| D7 | IO29RSB0 |
| D8 | IO33RSB0 |
| D9 | IO46RSB0 |
| D10 | IO52RSB0 |
| D11 | IO60RSB0 |
| D12 | GNDQ |
| D13 | IO80NDB1 |
| D14 | GBB2/IO79PDB1 |
| D15 | IO79NDB1 |
| D16 | IO82NSB1 |
| E1 | IO217PDB3 |
| E2 | IO218PDB3 |
| E3 | IO221NDB3 |
| E4 | IO221PDB3 |
| E5 | VMV0 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | IO38RSB0 |
| E9 | IO47RSB0 |
| E10 | VCCIB0 |
| E11 | VCCIB0 |
| E12 | VMV1 |

| FG256 | |
|------------|------------------|
| Pin Number | AGL1000 Function |
| E13 | GBC2/IO80PDB1 |
| E14 | IO83PPB1 |
| E15 | IO86PPB1 |
| E16 | IO87PDB1 |
| F1 | IO217NDB3 |
| F2 | IO218NDB3 |
| F3 | IO216PDB3 |
| F4 | IO216NDB3 |
| F5 | VCCIB3 |
| F6 | GND |
| F7 | VCC |
| F8 | VCC |
| F9 | VCC |
| F10 | VCC |
| F11 | GND |
| F12 | VCCIB1 |
| F13 | IO83NPB1 |
| F14 | IO86NPB1 |
| F15 | IO90PPB1 |
| F16 | IO87NDB1 |
| G1 | IO210PSB3 |
| G2 | IO213NDB3 |
| G3 | IO213PDB3 |
| G4 | GFC1/IO209PPB3 |
| G5 | VCCIB3 |
| G6 | VCC |
| G7 | GND |
| G8 | GND |
| G9 | GND |
| G10 | GND |
| G11 | VCC |
| G12 | VCCIB1 |
| G13 | GCC1/IO91PPB1 |
| G14 | IO90NPB1 |
| G15 | IO88PDB1 |
| G16 | IO88NDB1 |
| H1 | GFB0/IO208NPB3 |
| H2 | GFA0/IO207NDB3 |

| FG484 | |
|-------------------|------------------------|
| Pin Number | AGL400 Function |
| A1 | GND |
| A2 | GND |
| A3 | VCCIB0 |
| A4 | NC |
| A5 | NC |
| A6 | IO15RSB0 |
| A7 | IO18RSB0 |
| A8 | NC |
| A9 | NC |
| A10 | IO23RSB0 |
| A11 | IO29RSB0 |
| A12 | IO35RSB0 |
| A13 | IO36RSB0 |
| A14 | NC |
| A15 | NC |
| A16 | IO50RSB0 |
| A17 | IO51RSB0 |
| A18 | NC |
| A19 | NC |
| A20 | VCCIB0 |
| A21 | GND |
| A22 | GND |
| AA1 | GND |
| AA2 | VCCIB3 |
| AA3 | NC |
| AA4 | NC |
| AA5 | NC |
| AA6 | NC |
| AA7 | NC |
| AA8 | NC |
| AA9 | NC |
| AA10 | NC |
| AA11 | NC |
| AA12 | NC |
| AA13 | NC |
| AA14 | NC |

| FG484 | |
|-------------------|------------------------|
| Pin Number | AGL400 Function |
| M3 | NC |
| M4 | GFA2/IO144PPB3 |
| M5 | GFA1/IO145PDB3 |
| M6 | VCCPLF |
| M7 | IO143NDB3 |
| M8 | GFB2/IO143PDB3 |
| M9 | VCC |
| M10 | GND |
| M11 | GND |
| M12 | GND |
| M13 | GND |
| M14 | VCC |
| M15 | GCB2/IO71PPB1 |
| M16 | GCA1/IO69PPB1 |
| M17 | GCC2/IO72PPB1 |
| M18 | NC |
| M19 | GCA2/IO70PDB1 |
| M20 | NC |
| M21 | NC |
| M22 | NC |
| N1 | NC |
| N2 | NC |
| N3 | NC |
| N4 | GFC2/IO142PDB3 |
| N5 | IO144NPB3 |
| N6 | IO141PPB3 |
| N7 | IO120RSB2 |
| N8 | VCCIB3 |
| N9 | VCC |
| N10 | GND |
| N11 | GND |
| N12 | GND |
| N13 | GND |
| N14 | VCC |
| N15 | VCCIB1 |
| N16 | IO71NPB1 |

| FG484 | |
|-------------------|------------------------|
| Pin Number | AGL600 Function |
| G5 | IO171PDB3 |
| G6 | GAC2/IO172PDB3 |
| G7 | IO06RSB0 |
| G8 | GNDQ |
| G9 | IO10RSB0 |
| G10 | IO19RSB0 |
| G11 | IO26RSB0 |
| G12 | IO30RSB0 |
| G13 | IO40RSB0 |
| G14 | IO45RSB0 |
| G15 | GNDQ |
| G16 | IO50RSB0 |
| G17 | GBB2/IO61PPB1 |
| G18 | IO53RSB0 |
| G19 | IO63NDB1 |
| G20 | NC |
| G21 | NC |
| G22 | NC |
| H1 | NC |
| H2 | NC |
| H3 | VCC |
| H4 | IO166PDB3 |
| H5 | IO167NPB3 |
| H6 | IO172NDB3 |
| H7 | IO169NDB3 |
| H8 | VMV0 |
| H9 | VCCIB0 |
| H10 | VCCIB0 |
| H11 | IO25RSB0 |
| H12 | IO31RSB0 |
| H13 | VCCIB0 |
| H14 | VCCIB0 |
| H15 | VMV1 |
| H16 | GBC2/IO62PDB1 |
| H17 | IO67PPB1 |
| H18 | IO64PPB1 |

| FG484 | |
|-------------------|-------------------------|
| Pin Number | AGL1000 Function |
| K11 | GND |
| K12 | GND |
| K13 | GND |
| K14 | VCC |
| K15 | VCCIB1 |
| K16 | GCC1/IO91PPB1 |
| K17 | IO90NPB1 |
| K18 | IO88PDB1 |
| K19 | IO88NDB1 |
| K20 | IO94NPB1 |
| K21 | IO98NDB1 |
| K22 | IO98PDB1 |
| L1 | NC |
| L2 | IO200PDB3 |
| L3 | IO210NPB3 |
| L4 | GFB0/IO208NPB3 |
| L5 | GFA0/IO207NDB3 |
| L6 | GFB1/IO208PPB3 |
| L7 | VCOMPLF |
| L8 | GFC0/IO209NPB3 |
| L9 | VCC |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L13 | GND |
| L14 | VCC |
| L15 | GCC0/IO91NPB1 |
| L16 | GCB1/IO92PPB1 |
| L17 | GCA0/IO93NPB1 |
| L18 | IO96NPB1 |
| L19 | GCB0/IO92NPB1 |
| L20 | IO97PDB1 |
| L21 | IO97NDB1 |
| L22 | IO99NPB1 |
| M1 | NC |
| M2 | IO200NDB3 |

| Revision / Version | Changes | Page |
|--|---|------|
| DC & Switching, cont'd. | Table 2-49 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range is new. | 2-39 |
| Revision 9 (Jul 2008) Product Brief v1.1 DC and Switching Characteristics Advance v0.3 | As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to 1.5 V. | N/A |
| Revision 8 (Jun 2008) | As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to 1.5 V. | N/A |
| DC and Switching Characteristics Advance v0.2 | Tables have been updated to reflect default values in the software. The default I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V I/O set. DDR Tables have two additional data points added to reflect both edges for Input DDR setup and hold time. The power data table has been updated to match SmartPower data rather than simulation values. AGL015 global clock delays have been added. | N/A |
| | Table 2-1 • Absolute Maximum Ratings was updated to combine the VCCI and VMV parameters in one row. The word "output" from the parameter description for VCCI and VMV, and table note 3 was added. | 2-1 |
| | Table 2-2 • Recommended Operating Conditions 1 was updated to add references to tables notes 4, 6, 7, and 8. VMV was added to the VCCI parameter row, and table note 9 was added. | 2-2 |
| | In Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature ¹ , the maximum operating junction temperature was changed from 110° to 100°. | 2-3 |
| | VMV was removed from Table 2-4 • Overshoot and Undershoot Limits 1. The table title was modified to remove "as measured on quiet I/Os." Table note 2 was revised to remove "estimated SSO density over cycles." Table note 3 was revised to remove "refers only to overshoot/undershoot limits for simultaneous switching I/Os." | 2-3 |
| | The "PLL Behavior at Brownout Condition" section is new. | 2-4 |
| | Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels is new. | 2-5 |
| | EQ 2 was updated. The temperature was changed to 100°C, and therefore the end result changed. | 2-6 |
| | The table notes for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO Flash*Freeze Mode*, Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO Sleep Mode*, and Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode were updated to remove VMV and include PDC6 and PDC7. VCCI and VJTAG were removed from the statement about IDD in the table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode. | 2-7 |
| | Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO Flash*Freeze Mode ¹ was updated to include VCCPLL. Note 4 was updated to include PDC6 and PDC7. | 2-9 |

| Revision / Version | Changes | Page |
|--|---|---------------|
| Revision 3 (Feb 2008) Product Brief rev. 2 | This document was updated to include AGL015 device information. QN68 is a new package offered in the AGL015. The following sections were updated: "Features and Benefits" "IGLOO Ordering Information" "Temperature Grade Offerings" "IGLOO Devices" Product Family Table Table 1 • IGLOO FPGAs Package Sizes Dimensions "AGL015 and AGL030" note | N/A |
| | The "Temperature Grade Offerings" table was updated to include M1AGL600. | IV |
| | In the "IGLOO Ordering Information" table, the QN package measurements were updated to include both 0.4 mm and 0.5 mm. | III |
| | In the "General Description" section, the number of I/Os was updated from 288 to 300. | 1-1 |
| | The "QN68" section is new. | 4-25 |
| | | |
| | | |
| Revision 2 (Jan 2008) Packaging v1.1 | The "CS196" package and pin table was added for AGL125. | 4-10 |
| Revision 1 (Jan 2008) Product Brief rev. 1 | The "Low Power" section was updated to change the description of low power active FPGA operation to "from 12 μ W" from "from 25 μ W." The same update was made in the "General Description" section and the "Flash*Freeze Technology" section. | I, 1-1 |
| Revision 0 (Jan 2008) | This document was previously in datasheet Advance v0.7. As a result of moving to the handbook format, Actel has restarted the numbering. | N/A |
| Advance v0.7 (December 2007) | Table 1 • IGLOO Product Family, the "I/Os Per Package1" table, and the Temperature Grade Offerings table were updated to reflect the following: CS196 is now supported for AGL250; device/package support for QN132 is to be determined for AGL250; the CS281 package was added for AGL600 and AGL1000. | i, ii, iv |
| | Table 2 • IGLOO FPGAs Package Sizes Dimensions is new, and package sizes were removed from the "I/Os Per Package1" table. | ii |
| | The "I/Os Per Package1" table was updated to reflect 77 instead of 79 single-ended I/Os for the VG100 package for AGL030. | ii |
| | The "Timing Model" was updated to be consistent with the revised timing numbers. | 2-20 |
| | In Table 2-27 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings, T_J was changed to T_A in notes 1 and 2. | 2-26 |
| | All AC Loading figures for single-ended I/O standards were changed from Datapaths at 35 pF to 5 pF. | N/A |
| | The "1.2 V LVCMOS (JESD8-12A)" section is new. | 2-74 |
| | This document was previously in datasheet Advance v0.7. As a result of moving to the handbook format, Actel has restarted the version numbers. The new version number is Advance v0.1. | N/A |
| | Table 2-4 • IGLOO CCC/PLL Specification and Table 2-5 • IGLOO CCC/PLL Specification were updated. | 2-19, 2-20 |