

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

ĿXF

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	9216
Total RAM Bits	55296
Number of I/O	143
Number of Gates	400000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	196-TFBGA, CSBGA
Supplier Device Package	196-CSP (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agl400v5-cs196i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Wide Range I/O Support

IGLOO devices support JEDEC-defined wide range I/O operation. IGLOO devices support both the JESD8-B specification, covering 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

### **Specifying I/O States During Programming**

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User Guide* for more information.

- Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.
  - 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
  - 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
  - 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
  - 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-5 on page 1-9).
  - 5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
    - 1 I/O is set to drive out logic High
    - 0 I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

#### Figure 1-5 • I/O States During Programming Window

- 6. Click OK to return to the FlashPoint Programming File Generator window.
- Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

#### **Timing Characteristics**

#### Applies to 1.5 V DC Core Voltage

#### Table 2-51 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.97	4.47	0.18	0.85	0.66	4.56	3.89	2.24	2.19	8.15	7.48	ns
4 mA	Std.	0.97	4.47	0.18	0.85	0.66	4.56	3.89	2.24	2.19	8.15	7.48	ns
6 mA	Std.	0.97	3.74	0.18	0.85	0.66	3.82	3.37	2.49	2.63	7.42	6.96	ns
8 mA	Std.	0.97	3.74	0.18	0.85	0.66	3.82	3.37	2.49	2.63	7.42	6.96	ns
12 mA	Std.	0.97	3.23	0.18	0.85	0.66	3.30	2.98	2.66	2.91	6.89	6.57	ns
16 mA	Std.	0.97	3.08	0.18	0.85	0.66	3.14	2.89	2.70	2.99	6.74	6.48	ns
24 mA	Std.	0.97	3.00	0.18	0.85	0.66	3.06	2.91	2.74	3.27	6.66	6.50	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-52 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
2 mA	Std.	0.97	2.73	0.18	0.85	0.66	2.79	2.22	2.25	2.32	6.38	5.82	ns
4 mA	Std.	0.97	2.73	0.18	0.85	0.66	2.79	2.22	2.25	2.32	6.38	5.82	ns
6 mA	Std.	0.97	2.32	0.18	0.85	0.66	2.37	1.85	2.50	2.76	5.96	5.45	ns
8 mA	Std.	0.97	2.32	0.18	0.85	0.66	2.37	1.85	2.50	2.76	5.96	5.45	ns
12 mA	Std.	0.97	2.09	0.18	0.85	0.66	2.14	1.68	2.67	3.05	5.73	5.27	ns
16 mA	Std.	0.97	2.05	0.18	0.85	0.66	2.10	1.64	2.70	3.12	5.69	5.24	ns
24 mA	Std.	0.97	2.07	0.18	0.85	0.66	2.12	1.60	2.75	3.41	5.71	5.20	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-53 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
2 mA	Std.	0.97	3.94	0.18	0.85	0.66	4.02	3.46	1.98	2.03	7.62	7.05	ns
4 mA	Std.	0.97	3.94	0.18	0.85	0.66	4.02	3.46	1.98	2.03	7.62	7.05	ns
6 mA	Std.	0.97	3.24	0.18	0.85	0.66	3.31	2.99	2.21	2.42	6.90	6.59	ns
8 mA	Std.	0.97	3.24	0.18	0.85	0.66	3.31	2.99	2.21	2.42	6.90	6.59	ns
12 mA	Std.	0.97	2.76	0.18	0.85	0.66	2.82	2.63	2.36	2.68	6.42	6.22	ns
16 mA	Std.	0.97	2.76	0.18	0.85	0.66	2.82	2.63	2.36	2.68	6.42	6.22	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-75 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage<br/>Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7<br/>Applicable to Standard Plus Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 µA	2 mA	Std.	1.55	6.69	0.26	1.32	1.10	6.69	5.73	3.41	3.72	12.48	11.52	ns
100 µA	4 mA	Std.	1.55	6.69	0.26	1.32	1.10	6.69	5.73	3.41	3.72	12.48	11.52	ns
100 µA	6 mA	Std.	1.55	5.58	0.26	1.32	1.10	5.58	5.01	3.77	4.35	11.36	10.79	ns
100 µA	8 mA	Std.	1.55	5.58	0.26	1.32	1.10	5.58	5.01	3.77	4.35	11.36	10.79	ns
100 µA	12 mA	Std.	1.55	4.82	0.26	1.32	1.10	4.82	4.44	4.02	4.76	10.61	10.23	ns
100 µA	16 mA	Std.	1.55	4.82	0.26	1.32	1.10	4.82	4.44	4.02	4.76	10.61	10.23	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

# Table 2-76 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage<br/>Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7<br/>Applicable to Standard Plus Banks

Drive Strength	Equivalent Software Default Drive Strength Option <sup>1</sup>	Speed Grade	t <sub>dout</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>ZHS</sub>	Units
100 µA	2 mA	Std.	1.55	4.10	0.26	1.32	1.10	4.10	3.30	3.40	3.92	9.89	9.09	ns
100 µA	4 mA	Std.	1.55	4.10	0.26	1.32	1.10	4.10	3.30	3.40	3.92	9.89	9.09	ns
100 µA	6 mA	Std.	1.55	3.51	0.26	1.32	1.10	3.51	2.79	3.76	4.56	9.30	8.57	ns
100 µA	8 mA	Std.	1.55	3.51	0.26	1.32	1.10	3.51	2.79	3.76	4.56	9.30	8.57	ns
100 µA	12 mA	Std.	1.55	3.20	0.26	1.32	1.10	3.20	2.52	4.01	4.97	8.99	8.31	ns
100 µA	16 mA	Std.	1.55	3.20	0.26	1.32	1.10	3.20	2.52	4.01	4.97	8.99	8.31	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

3. Software default selection highlighted in gray.

#### 2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 2.5 V applications.

2.5 V LVCMOS	v	1L	v	IH	VOL	VОН	IOL	юн	IOSH	IOSL	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	16	18	10	10
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	16	18	10	10
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	32	37	10	10
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	32	37	10	10
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	65	74	10	10
16 mA	-0.3	0.7	1.7	2.7	0.7	1.7	16	16	83	87	10	10
24 mA	-0.3	0.7	1.7	2.7	0.7	1.7	24	24	169	124	10	10

# Table 2-79 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

3. Currents are measured at 100°C junction temperature and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

 Table 2-80 •
 Minimum and Maximum DC Input and Output Levels

 Applicable to Standard Plus I/O Banks

2.5 V LVCMOS	v	ΊL	v	ΊH	VOL	vон	IOL	юн	IOSH	IOSL	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	16	18	10	10
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	16	18	10	10
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	32	37	10	10
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	32	37	10	10
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	65	74	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

3. Currents are measured at 100°C junction temperature and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

# Table 2-113 • Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

1.5 V LVCMOS		VIL	VIH		VOL	VOH	IOL	юн	IOSH	IOSL	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	13	16	10	10

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.

- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN <V CCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.



#### Figure 2-10 • AC Loading

#### Table 2-114 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)
0	1.5	0.75	5

Note: \*Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

### **Timing Characteristics**

#### 1.5 V DC Core Voltage

# Table 2-169 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y =!A	t <sub>PD</sub>	0.80	ns
AND2	$Y = A \cdot B$	t <sub>PD</sub>	0.84	ns
NAND2	Y =!(A · B)	t <sub>PD</sub>	0.90	ns
OR2	Y = A + B	t <sub>PD</sub>	1.19	ns
NOR2	Y = !(A + B)	t <sub>PD</sub>	1.10	ns
XOR2	Y = A ⊕ B	t <sub>PD</sub>	1.37	ns
MAJ3	Y = MAJ(A, B, C)	t <sub>PD</sub>	1.33	ns
XOR3	$Y = A \oplus B \oplus C$	t <sub>PD</sub>	1.79	ns
MUX2	Y = A !S + B S	t <sub>PD</sub>	1.48	ns
AND3	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	1.21	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### 1.2 V DC Core Voltage

#### Table 2-170 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t <sub>PD</sub>	1.34	ns
AND2	$Y = A \cdot B$	t <sub>PD</sub>	1.43	ns
NAND2	$Y = !(A \cdot B)$	t <sub>PD</sub>	1.59	ns
OR2	Y=A+B	t <sub>PD</sub>	2.30	ns
NOR2	Y = !(A + B)	t <sub>PD</sub>	2.07	ns
XOR2	Y = A ⊕ B	t <sub>PD</sub>	2.46	ns
MAJ3	Y = MAJ(A, B, C)	t <sub>PD</sub>	2.46	ns
XOR3	$Y = A \oplus B \oplus C$	t <sub>PD</sub>	3.12	ns
MUX2	Y = A !S + B S	t <sub>PD</sub>	2.83	ns
AND3	$Y = A \cdot B \cdot C$	t <sub>PD</sub>	2.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

#### Table 2-175 • AGL060 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.33	1.55	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.35	1.62	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.27	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

#### Table 2-176 • AGL125 Global Resource

#### Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.36	1.71	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.39	1.82	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.18		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.15		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.43	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

# **Clock Conditioning Circuits**

#### **CCC Electrical Specifications**

#### **Timing Characteristics**

#### Table 2-189 • IGLOO CCC/PLL Specification

For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage

Parameter	Min.	Тур.	Max.	Units	
Clock Conditioning Circuitry Input Frequency fIN_CCC	1.5		250	MHz	
Clock Conditioning Circuitry Output Frequency f <sub>OUT_CCC</sub>	0.75		250	MHz	
Delay Increments in Programmable Delay Blocks <sup>1, 2</sup>		360 <sup>3</sup>		ps	
Number of Programmable Values in Each Programmable Delay Block			32		
Serial Clock (SCLK) for Dynamic PLL <sup>4, 5</sup>			100	ns	
Input Cycle-to-Cycle Jitter (peak magnitude)			1	ns	
Acquisition Time					
LockControl = 0			300	μs	
LockControl = 1			6.0	ms	
Tracking Jitter <sup>6</sup>					
LockControl = 0			2.5	ns	
LockControl = 1			1.5	ns	
Output Duty Cycle	48.5		51.5	%	
Delay Range in Block: Programmable Delay 1 <sup>1, 2</sup>	1.25		15.65	ns	
Delay Range in Block: Programmable Delay 2 <sup>1, 2</sup>	0.469		15.65	ns	
Delay Range in Block: Fixed Delay <sup>1, 2</sup>		3.5		ns	
CCC Output Peak-to-Peak Period Jitter F <sub>CCC_OUT</sub>		Maximum Peak-to-Peak Jitter Data <sup>7</sup>			
	$SSO \geq 4^8$	$SSO \geq 8^8$	$SSO \ge 16^8$		
0.75 MHz to 50 MHz	0.60%	0.80%	1.20%		
50 MHz to 160 MHz		6.00%	12.00%		

Notes:

1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-7 and Table 2-7 on page 2-7 for deratings.

2.  $T_J = 25^{\circ}C, V_{CC} = 1.5 V$ 

3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.

4. The AGL030 device does not support a PLL.

5. Maximum value obtained for a Std. speed grade device in Worst-Case Commercial Conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.

7. Measurements done with LVTTL 3.3 V, 8 mA I/O drive strength, and high slew Rate. VCC/VCCPLL = 1.14 V, VQ/PQ/TQ type of packages, 20 pF load.

8. Simultaneously Switching Outputs (SSOs) are outputs that are synchronous to a single clock domain and have clock-to-out times that are within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO FPGA Fabric User Guide.

# **Embedded SRAM and FIFO Characteristics**

## SRAM



Figure 2-31 • RAM Models

### **Timing Waveforms**



Figure 2-32 • RAM Read for Pass-Through Output. Applicable to Both RAM4K9 and RAM512x18.



Figure 2-33 • RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.





# **JTAG Pins**

IGLOO devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

#### TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all VJTAG voltages, 500  $\Omega$  to 1 k $\Omega$  will satisfy the requirements. Refer to Table 3-2 for more information.

#### Table 3-2 • Recommended Tie-Off Values for the TCK and TRST Pins

VJTAG	Tie-Off Resistance <sup>1,2</sup>
VJTAG at 3.3 V	200 $\Omega$ to 1 k $\Omega$
VJTAG at 2.5 V	200 $\Omega$ to 1 k $\Omega$
VJTAG at 1.8 V	500 $\Omega$ to 1 k $\Omega$
VJTAG at 1.5 V	500 $\Omega$ to 1 k $\Omega$

Notes:

1. The TCK pin can be pulled-up or pulled-down.

2. The TRST pin is pulled-down.

TDI

3. Equivalent parallel resistance if more than one device is on the JTAG chain

#### Table 3-3 • TRST and TCK Pull-Down Recommendations

VJTAG	Tie-Off Resistance*
VJTAG at 3.3 V	200 $\Omega$ to 1 k $\Omega$
VJTAG at 2.5 V	200 $\Omega$ to 1 k $\Omega$
VJTAG at 1.8 V	500 $\Omega$ to 1 k $\Omega$
VJTAG at 1.5 V	500 $\Omega$ to 1 k $\Omega$

Note: Equivalent parallel resistance if more than one device is on the JTAG chain

Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

#### TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

#### TRST Boundary Scan Reset Pin

The TRST pin functions as an active-low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 3-2 and must satisfy the parallel resistance value requirement. The values in Table 3-2 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

### Microsemi

IGLOO Low Power Flash FPGAs

CS121		CS121		CS121		
Pin Number	AGL060 Function	Pin Number	AGL060 Function	Pin Number	AGL060 Function	
A1	GNDQ	D4	IO10RSB0	G7	VCC	
A2	IO01RSB0	D5	IO11RSB0	G8	GDC0/IO46RSB0	
A3	GAA1/IO03RSB0	D6	IO18RSB0	G9	GDA1/IO49RSB0	
A4	GAC1/IO07RSB0	D7	IO32RSB0	G10	GDB0/IO48RSB0	
A5	IO15RSB0	D8	IO31RSB0	G11	GCA0/IO40RSB0	
A6	IO13RSB0	D9	GCA2/IO41RSB0	H1	IO75RSB1	
A7	IO17RSB0	D10	IO30RSB0	H2	IO76RSB1	
A8	GBB1/IO22RSB0	D11	IO33RSB0	H3	GFC2/IO78RSB1	
A9	GBA1/IO24RSB0	E1	IO87RSB1	H4	GFA2/IO80RSB1	
A10	GNDQ	E2	GFC0/IO85RSB1	H5	IO77RSB1	
A11	VMV0	E3	IO92RSB1	H6	GEC2/IO66RSB1	
B1	GAA2/IO95RSB1	E4	IO94RSB1	H7	IO54RSB1	
B2	IO00RSB0	E5	VCC	H8	GDC2/IO53RSB1	
B3	GAA0/IO02RSB0	E6	VCCIB0	H9	VJTAG	
B4	GAC0/IO06RSB0	E7	GND	H10	TRST	
B5	IO08RSB0	E8	GCC0/IO36RSB0	H11	IO44RSB0	
B6	IO12RSB0	E9	IO34RSB0	J1	GEC1/IO74RSB1	
B7	IO16RSB0	E10	GCB1/IO37RSB0	J2	GEC0/IO73RSB1	
B8	GBC1/IO20RSB0	E11	GCC1/IO35RSB0	J3	GEB1/IO72RSB1	
B9	GBB0/IO21RSB0	F1*	VCOMPLF	J4	GEA0/IO69RSB1	
B10	GBB2/IO27RSB0	F2	GFB0/IO83RSB1	J5	FF/GEB2/IO67RSB1	
B11	GBA2/IO25RSB0	F3	GFA0/IO82RSB1	J6	IO62RSB1	
C1	IO89RSB1	F4	GFC1/IO86RSB1	J7	GDA2/IO51RSB1	
C2	GAC2/IO91RSB1	F5	VCCIB1	J8	GDB2/IO52RSB1	
C3	GAB1/IO05RSB0	F6	VCC	J9	TDI	
C4	GAB0/IO04RSB0	F7	VCCIB0	J10	TDO	
C5	IO09RSB0	F8	GCB2/IO42RSB0	J11	GDC1/IO45RSB0	
C6	IO14RSB0	F9	GCC2/IO43RSB0	K1	GEB0/IO71RSB1	
C7	GBA0/IO23RSB0	F10	GCB0/IO38RSB0	K2	GEA1/IO70RSB1	
C8	GBC0/IO19RSB0	F11	GCA1/IO39RSB0	K3	GEA2/IO68RSB1	
C9	IO26RSB0	G1*	VCCPLF	K4	IO64RSB1	
C10	IO28RSB0	G2	GFB2/IO79RSB1	K5	IO60RSB1	
C11	GBC2/IO29RSB0	G3	GFA1/IO81RSB1	K6	IO59RSB1	
D1	IO88RSB1	G4	GFB1/IO84RSB1	K7	IO56RSB1	
D2	IO90RSB1	G5	GND	K8	ТСК	
D3	GAB2/IO93RSB1	G6	VCCIB1	K9	TMS	

Note: \*Pin numbers F1 and G1 must be connected to ground because a PLL is not supported for AGL060-CS/G121.

# Microsemi

Package Pin Assignments

CS281		CS281		
Pin Number	AGL1000 Function	Pin Number	AGL1000 Function	
R15	IO122RSB2	V10	IO145RSB2	
R16	GDA1/IO113PPB1	V11	IO144RSB2	
R18	GDB0/IO112NPB1	V12	IO134RSB2	
R19	GDC0/IO111NPB1	V13	IO133RSB2	
T1	IO197PPB3	V14	GND	
T2	GEC0/IO190NPB3	V15	IO119RSB2	
T4	GEB0/IO189NPB3	V16	GDA2/IO114RSB2	
T5	IO181RSB2	V17	TDI	
T6	IO172RSB2	V18	VCCIB2	
T7	IO171RSB2	V19	TDO	
T8	IO156RSB2	W1	GND	
Т9	IO159RSB2	W2	FF/GEB2/IO186RSB2	
T10	GND	W3	IO183RSB2	
T11	IO139RSB2	W4	IO176RSB2	
T12	IO138RSB2	W5	IO170RSB2	
T13	IO129RSB2	W6	IO162RSB2	
T14	IO123RSB2	W7	IO157RSB2	
T15	GDC2/IO116RSB2	W8	IO152RSB2	
T16	TMS	W9	IO149RSB2	
T18	VJTAG	W10	VCCIB2	
T19	GDB1/IO112PPB1	W11	IO140RSB2	
U1	IO193PDB3	W12	IO135RSB2	
U2	GEA1/IO188PPB3	W13	IO130RSB2	
U6	IO167RSB2	W14	IO125RSB2	
U14	IO128RSB2	W15	IO120RSB2	
U18	TRST	W16	IO118RSB2	
U19	GDA0/IO113NPB1	W17	GDB2/IO115RSB2	
V1	IO193NDB3	W18	ТСК	
V2	VCCIB3	W19	GND	
V3	GEC2/IO185RSB2			
V4	IO182RSB2			
V5	IO175RSB2			
V6	GND			
V7	IO161RSB2			
V8	IO143RSB2			

V9

IO146RSB2





Note: This is the bottom view of the package.

#### Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

FG484					
Pin Number	Pin Number AGL400 Function				
K11	GND				
K12	GND				
K13	GND				
K14	VCC				
K15	VCCIB1				
K16	GCC1/IO67PPB1				
K17	IO64NPB1				
K18	IO73PDB1				
K19	IO73NDB1				
K20	NC				
K21	NC				
K22	NC				
L1	NC				
L2	NC				
L3	NC				
L4	GFB0/IO146NPB3				
L5	GFA0/IO145NDB3				
L6	GFB1/IO146PPB3				
L7	VCOMPLF				
L8	GFC0/IO147NPB3				
L9	VCC				
L10	GND				
L11	GND				
L12	GND				
L13	GND				
L14	VCC				
L15	GCC0/IO67NPB1				
L16	GCB1/IO68PPB1				
L17	GCA0/IO69NPB1				
L18	NC				
L19	GCB0/IO68NPB1				
L20	NC				
L21	NC				
L22	NC				
M1	NC				
M2	NC				

FG484			
Pin Number AGL1000 Function			
R9	VCCIB2		
R10	VCCIB2		
R11	IO147RSB2		
R12	IO136RSB2		
R13	VCCIB2		
R14	VCCIB2		
R15	VMV2		
R16	IO110NDB1		
R17	GDB1/IO112PPB1		
R18	GDC1/IO111PDB1		
R19	IO107NDB1		
R20	VCC		
R21	IO104NDB1		
R22	IO105PDB1		
T1	IO198PDB3		
T2	IO198NDB3		
Т3	NC		
T4	IO194PPB3		
T5	IO192PPB3		
Т6	GEC1/IO190PPB3		
T7	IO192NPB3		
Т8	GNDQ		
Т9	GEA2/IO187RSB2		
T10	IO161RSB2		
T11	IO155RSB2		
T12	IO141RSB2		
T13	IO129RSB2		
T14	IO124RSB2		
T15	GNDQ		
T16	IO110PDB1		
T17	VJTAG		
T18	GDC0/IO111NDB1		
T19	GDA1/IO113PDB1		
T20	NC		
T21	IO108PDB1		
T22	IO105NDB1		



Datasheet Information

Revision / Version	Changes	Page
<b>Revision 14 (Feb 2009)</b> Product Brief v1.4	The "Advanced I/O" section was revised to include two bullets regarding wide range power supply voltage support.	Ι
	3.0 V wide range was added to the list of supported voltages in the "I/Os with Advanced I/O Standards" section. The "Wide Range I/O Support" section is new.	1-8
Revision 13 (Jan 2009)	The "CS121" pin table was revised to add a note regarding pins F1 and G1.	4-7
Packaging v1.8		
Revision 12 (Dec 2008)	QN48 and QN68 were added to the AGL030 for the following tables:	N/A
Product Brief v1.3	"IGLOO Devices" Product Family Table	
	"IGLOO Ordering Information"	
	"Temperature Grade Offerings"	
	QN132 is fully supported by AGL125 so footnote 3 was removed.	
Packaging v1.7	The "QN48" pin diagram and pin table are new.	4-24
	The "QN68" pin table for AGL030 is new.	4-26
Revision 12 (Dec 2008)	The AGL600 Function for pin K15 in the "FG484" table was changed to VCCIB1.	4-78
Revision 11 (Oct 2008) Product Brief v1.2	This document was updated to include AGL400 device information. The following sections were updated:	N/A
	"IGLOO Devices" Product Family Table	
	"IGLOO Ordering Information"	
	"Temperature Grade Offerings"	
	Figure 1-2 • IGLOO Device Architecture Overview with Four I/O Banks (AGL250, AGL600, AGL400, and AGL1000)	
DC and Switching Characteristics Advance v0.5	The tables in the "Quiescent Supply Current" section were updated with values for AGL400. In addition, the title was updated to include: $(VCC = VJTAG = VPP = 0 V)$ .	2-7
	The tables in the "Power Consumption of Various Internal Resources" section were updated with values for AGL400.	2-13
	Table 2-178 • AGL400 Global Resource is new.	2-109
Packaging v1.6	The "CS196" table for the AGL400 device is new.	4-14
	The "FG144" table for the AGL400 device is new.	4-47
	The "FG256" table for the AGL400 device is new.	4-54
	The "FG484" table for the AGL400 device is new.	4-64
Revision 10 (Aug 2008)	3.0 V LVCMOS wide range support data was added to Table 2-2 • Recommended Operating Conditions 1.	2-2
DC and Switching Characteristics Advance v0.4	3.3 V LVCMOS wide range support data was added to Table 2-25 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings to Table 2-27 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings.	2-24 to 2-26
	3.3 V LVCMOS wide range support data was added to Table 2-28 • Summary of Maximum and Minimum DC Input Levels.	2-27
	3.3 V LVCMOS wide range support text was added to Table 2-49 · Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range.	2-39

IGLOO Low Power Flash FPGAs

<b>Revision / Version</b>	Changes	Page
DC & Switching, cont'd.	Table 2-49 · Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range is new.	2-39
<b>Revision 9 (Jul 2008)</b> Product Brief v1.1 DC and Switching Characteristics Advance v0.3	As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change $1.2 \text{ V} / 1.5 \text{ V}$ to $1.2 \text{ V}$ to $1.5 \text{ V}$ .	N/A
Revision 8 (Jun 2008)	As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change $1.2 \text{ V} / 1.5 \text{ V}$ to $1.2 \text{ V}$ to $1.5 \text{ V}$ .	N/A
DC and Switching Characteristics Advance v0.2	Tables have been updated to reflect default values in the software. The default I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V I/O set. DDR Tables have two additional data points added to reflect both edges for Input DDR setup and hold time.	N/A
	The power data table has been updated to match SmartPower data rather then simulation values. AGL015 global clock delays have been added.	
	Table 2-1 • Absolute Maximum Ratings was updated to combine the VCCI and VMV parameters in one row. The word "output" from the parameter description for VCCI and VMV, and table note 3 was added.	2-1
	Table 2-2 • Recommended Operating Conditions 1 was updated to add references to tables notes 4, 6, 7, and 8. VMV was added to the VCCI parameter row, and table note 9 was added.	2-2
	In Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature1, the maximum operating junction temperature was changed from 110° to 100°.	2-3
	VMV was removed from Table 2-4 • Overshoot and Undershoot Limits 1. The table title was modified to remove "as measured on quiet I/Os." Table note 2 was revised to remove "estimated SSO density over cycles." Table note 3 was revised to remove "refers only to overshoot/undershoot limits for simultaneous switching I/Os."	2-3
	The "PLL Behavior at Brownout Condition" section is new.	2-4
	Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels is new.	2-5
	EQ 2 was updated. The temperature was changed to 100°C, and therefore the end result changed.	2-6
	The table notes for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO Flash*Freeze Mode*, Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO Sleep Mode*, and Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode were updated to remove VMV and include PDC6 and PDC7. VCCI and VJTAG were removed from the statement about IDD in the table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode.	2-7
	Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO Flash*Freeze Mode1 was updated to include VCCPLL. Note 4 was updated to include PDC6 and PDC7.	2-9