

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 9216 |
| Total RAM Bits | 55296 |
| Number of I/O | 178 |
| Number of Gates | 400000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FPBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/agl400v5-fg256 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO Sleep Mode*

| | Core Voltage | AGL015 | AGL030 | AGL060 | AGL125 | AGL250 | AGL400 | AGL600 | AGL1000 | Units |
|---|------------------|--------|--------|--------|--------|--------|--------|--------|---------|-------|
| VCCI/VJTAG = 1.2 V (per bank) Typical (25°C) | 1.2 V | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | μΑ |
| VCCI/VJTAG = 1.5 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | μA |
| VCCI/VJTAG = 1.8 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | μA |
| VCCI/VJTAG = 2.5 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | μA |
| VCCI/VJTAG = 3.3 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | μΑ |

Note: $IDD = N_{BANKS} \times ICCI$. Values do not include I/O static contribution, which is shown in Table 2-13 on page 2-10 through Table 2-15 on page 2-11 and Table 2-16 on page 2-11 through Table 2-18 on page 2-12 (PDC6 and PDC7).

Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode

| | Core Voltage | AGL015 | AGL030 | Units |
|----------------|---------------|--------|--------|-------|
| Typical (25°C) | 1.2 V / 1.5 V | 0 | 0 | μΑ |

Table 2-12 • Quiescent Supply Current (IDD), No IGLOO Flash*Freeze Mode¹

| | Core Voltage | AGL015 | AGL030 | AGL060 | AGL125 | AGL250 | AGL400 | AGL600 | AGL1000 | Units |
|---|------------------|--------|--------|--------|--------|--------|--------|--------|---------|-------|
| ICCA Current ² | | | | | | | | | | |
| Typical (25°C) | 1.2 V | 5 | 6 | 10 | 13 | 18 | 25 | 28 | 42 | μΑ |
| | 1.5 V | 14 | 16 | 20 | 28 | 44 | 66 | 82 | 137 | μΑ |
| ICCI or IJTAG Current ³ | | | | | | | | | | |
| VCCI/VJTAG = 1.2 V (per bank) Typical (25°C) | 1.2 V | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | μΑ |
| VCCI/VJTAG = 1.5 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | μΑ |
| VCCI/VJTAG = 1.8 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | μΑ |
| VCCI/VJTAG = 2.5 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | μΑ |
| VCCI/VJTAG = 3.3 V (per bank) Typical (25°C) | 1.2 V / 1.5 V | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | μA |

Notes:

- 1. $IDD = N_{BANKS} \times ICCI + ICCA$. JTAG counts as one bank when powered.
- 2. Includes VCC, VPUMP, and VCCPLL currents.
- 3. Values do not include I/O static contribution (PDC6 and PDC7).

2-8 Revision 27

Table 2-22 • Different Components Contributing to the Static Power Consumption in IGLOO Device For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage

| | | | | Device | Specific S | tatic Powe | r (mW) | | |
|-----------|--|---------|-----------|------------|-------------|-------------|-----------|-----------|--------|
| Parameter | Definition | AGL1000 | AGL600 | AGL400 | AGL250 | AGL125 | AGL060 | AGL030 | AGL015 |
| PDC1 | Array static power in Active mode | | | See | Table 2-12 | on page 2 | -9. | | |
| PDC2 | Array static power in Static (Idle) mode | | | See | Table 2-11 | on page 2 | -8. | | |
| PDC3 | Array static power in Flash*Freeze mode | | | See | e Table 2-9 | on page 2- | ·7. | | |
| PDC4 | Static PLL contribution | | | | 0.9 | 00 | | | |
| PDC5 | Bank quiescent power (VCCI-Dependent) | | | See | Table 2-12 | on page 2 | -9. | | |
| PDC6 | I/O input pin static power (standard-dependent) | | See Table | 2-13 on pa | ge 2-10 thr | rough Table | 2-15 on p | age 2-11. | |
| PDC7 | I/O output pin static power (standard-dependent) | | See Table | 2-16 on pa | ge 2-11 thr | ough Table | 2-18 on p | age 2-12. | |

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

Revision 27 2-15

Table 2-31 • Summary of I/O Timing Characteristics—Software Default Settings, Std. Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI (per standard)

Applicable to Advanced I/O Banks

| I/O Standard | Drive Strength | Equivalent Software Default Drive Strength Option ¹ (mA) | Slew Rate | Capacitive Load (pF) | External Resistor (Ω) | t _{DOUT} (ns) | t _{DP} (ns) | ^t DIN (ns) | t _{PY} (ns) | t _{EOUT} (ns) | t _{ZL} (ns) | (su) ^{HZ} ₁ | t _{LZ} (ns) | t _{HZ} (ns) | t _{ZLS} (ns) | (su) SHZ ₁ | Units |
|---|--------------------|--|-----------|----------------------|------------------------------|------------------------|----------------------|-----------------------|----------------------|------------------------|----------------------|---------------------------------|----------------------|----------------------|-----------------------|-----------------------|-------|
| 3.3 V LVTTL / 3.3 V LVCMOS | 12 mA | 12 | High | 5 | _ | 0.97 | 2.09 | 0.18 | 0.85 | 0.66 | 2.14 | 1.68 | 2.67 | 3.05 | 5.73 | 5.27 | ns |
| 3.3 V LVCMOS Wide Range ² | 100 μΑ | 12 | High | 5 | _ | 0.97 | 2.93 | 0.18 | 1.19 | 0.66 | 2.95 | 2.27 | 3.81 | 4.30 | 6.54 | 5.87 | ns |
| 2.5 V LVCMOS | 12 mA | 12 | High | 5 | - | 0.97 | 2.09 | 0.18 | 1.08 | 0.66 | 2.14 | 1.83 | 2.73 | 2.93 | 5.73 | 5.43 | ns |
| 1.8 V LVCMOS | 12 mA | 12 | High | 5 | _ | 0.97 | 2.24 | 0.18 | 1.01 | 0.66 | 2.29 | 2.00 | 3.02 | 3.40 | 5.88 | 5.60 | ns |
| 1.5 V LVCMOS | 12 mA | 12 | High | 5 | _ | 0.97 | 2.50 | 0.18 | 1.17 | 0.66 | 2.56 | 2.27 | 3.21 | 3.48 | 6.15 | 5.86 | ns |
| 3.3 V PCI | Per PCI spec | 1 | High | 10 | 25 ² | 0.97 | 2.32 | 0.18 | 0.74 | 0.66 | 2.37 | 1.78 | 2.67 | 3.05 | 5.96 | 5.38 | ns |
| 3.3 V PCI-X | Per PCI- X spec | - | High | 10 | 25 ² | 0.97 | 2.32 | 0.19 | 0.70 | 0.66 | 2.37 | 1.78 | 2.67 | 3.05 | 5.96 | 5.38 | ns |
| LVDS | 24 mA | _ | High | - | - | 0.97 | 1.74 | 0.19 | 1.35 | _ | _ | - | - | _ | _ | - | ns |
| LVPECL | 24 mA | _ | High | - | - | 0.97 | 1.68 | 0.19 | 1.16 | _ | _ | _ | _ | _ | _ | _ | ns |
| N1-4 | | | | | | | | | | | | | | | | | |

4. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-28 Revision 27

The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

^{2.} All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

^{3.} Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-12 on page 2-79 for connectivity. This resistor is not required during normal operation.

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer. Furthermore, all LVCMOS 3.3 V software macros comply with LVCMOS 3.3 V wide range as specified in the JESD8a specification.

Table 2-47 • Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

| 3.3 V LVTTL / 3.3 V LVCMOS | v | TL. | v | TH . | VOL | VOH | IOL | ЮН | IOSL | IOSH | IIL ¹ | IIH ² |
|-------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----|----|-------------------------|-------------------------|-------------------------|------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μ Α ⁴ | μA ⁴ |
| 2 mA | -0.3 | 8.0 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 25 | 27 | 10 | 10 |
| 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 25 | 27 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 51 | 54 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 51 | 54 | 10 | 10 |
| 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 | 103 | 109 | 10 | 10 |
| 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 16 | 16 | 132 | 127 | 10 | 10 |
| 24 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 24 | 24 | 268 | 181 | 10 | 10 |

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

Table 2-48 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

| 3.3 V LVTTL / 3.3 V LVCMOS | v | TL. | V | IH | V _{OL} | VOH | IOL | ЮН | IOSL | IOSH | IIL ¹ | IIH ² |
|-------------------------------|-----------|-----------|-----------|-----------|-----------------|-----------|-----|----|-------------------------|-------------------------|-------------------------|-------------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μ Α ⁴ | μ Α ⁴ |
| 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 25 | 27 | 10 | 10 |
| 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 25 | 27 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 51 | 54 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 51 | 54 | 10 | 10 |
| 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 | 103 | 109 | 10 | 10 |
| 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 16 | 16 | 103 | 109 | 10 | 10 |

Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.

2-40 Revision 27

Table 2-49 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

| 3.3 V LVTTL / 3.3 V LVCMOS | v | 1L | V | TH . | V _{OL} | VOH | IOL | ЮН | IOSL | IOSH | IIL ¹ | IIH ² |
|-------------------------------|-----------|-----------|-----------|-----------|-----------------|-----------|-----|----|-------------------------|-------------------------|-------------------------|------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μ Α ⁴ | μA ⁴ |
| 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 25 | 27 | 10 | 10 |
| 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 25 | 27 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 51 | 54 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 51 | 54 | 10 | 10 |

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-7 • AC Loading

Table 2-50 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|------------------------|
| 0 | 3.3 | 1.4 | 5 |

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

Revision 27 2-41

Table 2-97 • Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

| 1.8 V LVCMOS | | VIL | VIH | | VOL | VOH | IOL | ЮН | IOSH | IOSL | IIL ¹ | IIH ² |
|-------------------|-----------|-------------|-------------|-----------|-----------|-------------|-----|----|-------------------------|-------------------------|------------------|-------------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μA ⁴ | μ Α ⁴ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | VCCI - 0.45 | 2 | 2 | 9 | 11 | 10 | 10 |
| 4 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | VCCI - 0.45 | 4 | 4 | 17 | 22 | 10 | 10 |

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-9 • AC Loading

Table 2-98 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|------------------------|
| 0 | 1.8 | 0.9 | 5 |

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-99 • 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{EOUT} | t_{ZL} | t_{ZH} | t_{LZ} | t _{HZ} | t _{ZLS} | t _{ZHS} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|-------------------|----------|----------|----------|-----------------|------------------|------------------|-------|
| 2 mA | Std. | 0.97 | 6.38 | 0.18 | 1.01 | 0.66 | 6.51 | 5.93 | 2.33 | 1.56 | 10.10 | 9.53 | ns |
| 4 mA | Std. | 0.97 | 5.35 | 0.18 | 1.01 | 0.66 | 5.46 | 5.04 | 2.67 | 2.38 | 9.05 | 8.64 | ns |
| 6 mA | Std. | 0.97 | 4.62 | 0.18 | 1.01 | 0.66 | 4.71 | 4.44 | 2.90 | 2.79 | 8.31 | 8.04 | ns |
| 8 mA | Std. | 0.97 | 4.37 | 0.18 | 1.01 | 0.66 | 4.46 | 4.31 | 2.95 | 2.89 | 8.05 | 7.90 | ns |
| 12 mA | Std. | 0.97 | 4.32 | 0.18 | 1.01 | 0.66 | 4.37 | 4.32 | 3.03 | 3.30 | 7.97 | 7.92 | ns |
| 16 mA | Std. | 0.97 | 4.32 | 0.18 | 1.01 | 0.66 | 4.37 | 4.32 | 3.03 | 3.30 | 7.97 | 7.92 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

2-62 Revision 27

Table 2-147 • Minimum and Maximum DC Input and Output Levels

| DC Parameter | Description | Min. | Тур. | Max. | Units |
|---------------------|-----------------------------------|-------|-------|-------|-------|
| VCCI | Supply Voltage | 2.375 | 2.5 | 2.625 | V |
| VOL | Output Low Voltage | 0.9 | 1.075 | 1.25 | V |
| VOH | Output High Voltage | 1.25 | 1.425 | 1.6 | V |
| IOL ¹ | Output Lower Current | 0.65 | 0.91 | 1.16 | mA |
| IOH ¹ | Output High Current | 0.65 | 0.91 | 1.16 | mA |
| VI | Input Voltage | 0 | | 2.925 | V |
| IIH ² | Input High Leakage Current | | | 10 | μΑ |
| IIL ² | Input Low Leakage Current | | | 10 | μΑ |
| VODIFF | Differential Output Voltage | 250 | 350 | 450 | mV |
| VOCM | Output Common-Mode Voltage | 1.125 | 1.25 | 1.375 | V |
| VICM | out Common-Mode Voltage 0.05 1.25 | | 2.35 | V | |
| VIDIFF ⁴ | Input Differential Voltage | 100 | 350 | | mV |

- 1. IOL/IOH is defined by VODIFF/(resistor network)
- 2. Currents are measured at 85°C junction temperature.

Table 2-148 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) |
|---------------|----------------|----------------------|
| 1.075 | 1.325 | Cross point |

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-149 • LVDS – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------|
| Std. | 0.97 | 1.67 | 0.19 | 1.31 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 and Table 2-7 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-150 • LVDS – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

| Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | Units |
|-------------|-------------------|-----------------|------------------|-----------------|-------|
| Std. | 1.55 | 2.19 | 0.25 | 1.52 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 and Table 2-7 on page 2-7 for derating values.

Revision 27 2-77

B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-14. The input and output buffer delays are available in the LVDS section in Table 2-149 on page 2-81 and Table 2-150 on page 2-81.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: $R_S = 60~\Omega$ and $R_T = 70~\Omega$, given $Z_0 = 50~\Omega$ (2") and $Z_{stub} = 50~\Omega$ (~1.5").




Figure 2-14 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers

LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-15. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.




Figure 2-15 • LVPECL Circuit Diagram and Board-Level Implementation

2-78 Revision 27

1.2 V DC Core Voltage

Table 2-165 • Input DDR Propagation Delays Commercial-Case Conditions: $T_J = 70^{\circ}\text{C}$, Worst-Case VCC = 1.14 V

| Parameter | Description | Std. | Units |
|-------------------------|--|--------|-------|
| t _{DDRICLKQ1} | Clock-to-Out Out_QR for Input DDR | 0.76 | ns |
| t _{DDRICLKQ2} | Clock-to-Out Out_QF for Input DDR | 0.94 | ns |
| t _{DDRISUD1} | Data Setup for Input DDR (negedge) | 0.93 | ns |
| t _{DDRISUD2} | Data Setup for Input DDR (posedge) | 0.84 | ns |
| t _{DDRIHD1} | Data Hold for Input DDR (negedge) | 0.00 | ns |
| t _{DDRIHD2} | Data Hold for Input DDR (posedge) | 0.00 | ns |
| t _{DDRICLR2Q1} | Asynchronous Clear-to-Out Out_QR for Input DDR | 1.23 | ns |
| t _{DDRICLR2Q2} | Asynchronous Clear-to-Out Out_QF for Input DDR | | ns |
| t _{DDRIREMCLR} | Asynchronous Clear Removal Time for Input DDR | | ns |
| t _{DDRIRECCLR} | Asynchronous Clear Recovery Time for Input DDR | 0.24 | ns |
| t _{DDRIWCLR} | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.19 | ns |
| t _{DDRICKMPWH} | Clock Minimum Pulse Width High for Input DDR | 0.31 | ns |
| t _{DDRICKMPWL} | Clock Minimum Pulse Width Low for Input DDR | 0.28 | ns |
| F _{DDRIMAX} | Maximum Frequency for Input DDR | 160.00 | MHz |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Revision 27 2-91




Figure 2-26 • Timing Model and Waveforms

2-96 Revision 27

1.2 V DC Core Voltage

Table 2-172 • Register Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

| Parameter | Description | Std. | Units |
|---------------------|---|------|-------|
| t _{CLKQ} | Clock-to-Q of the Core Register | 1.61 | ns |
| t _{SUD} | Data Setup Time for the Core Register | 1.17 | ns |
| t _{HD} | Data Hold Time for the Core Register | 0.00 | ns |
| t _{SUE} | Enable Setup Time for the Core Register | 1.29 | ns |
| t _{HE} | Enable Hold Time for the Core Register | 0.00 | ns |
| t _{CLR2Q} | Asynchronous Clear-to-Q of the Core Register | 0.87 | ns |
| t _{PRE2Q} | Asynchronous Preset-to-Q of the Core Register | 0.89 | ns |
| t _{REMCLR} | Asynchronous Clear Removal Time for the Core Register | 0.00 | ns |
| t _{RECCLR} | Asynchronous Clear Recovery Time for the Core Register | 0.24 | ns |
| t _{REMPRE} | Asynchronous Preset Removal Time for the Core Register | 0.00 | ns |
| t _{RECPRE} | Asynchronous Preset Recovery Time for the Core Register | 0.24 | ns |
| t _{WCLR} | Asynchronous Clear Minimum Pulse Width for the Core Register | 0.46 | ns |
| t _{WPRE} | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.46 | ns |
| t _{CKMPWH} | Clock Minimum Pulse Width High for the Core Register | 0.95 | ns |
| t _{CKMPWL} | Clock Minimum Pulse Width Low for the Core Register | 0.95 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-100 Revision 27

Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-189 • IGLOO CCC/PLL Specification For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage

| Parameter | Min. | Тур. | Max. | Units | |
|--|----------------------|---|-----------------------|-------|--|
| Clock Conditioning Circuitry Input Frequency f _{IN_CCC} | 1.5 | | 250 | MHz | |
| Clock Conditioning Circuitry Output Frequency f _{OUT_CCC} | 0.75 | | 250 | MHz | |
| Delay Increments in Programmable Delay Blocks ^{1, 2} | | 360 ³ | | ps | |
| Number of Programmable Values in Each Programmable Delay Block | | | 32 | | |
| Serial Clock (SCLK) for Dynamic PLL ^{4, 5} | | | 100 | ns | |
| Input Cycle-to-Cycle Jitter (peak magnitude) | | | 1 | ns | |
| Acquisition Time | | | | | |
| LockControl = 0 | | | 300 | μs | |
| LockControl = 1 | | | 6.0 | ms | |
| Tracking Jitter ⁶ | | | | | |
| LockControl = 0 | | | 2.5 | ns | |
| LockControl = 1 | | | 1.5 | ns | |
| Output Duty Cycle | 48.5 | | 51.5 | % | |
| Delay Range in Block: Programmable Delay 1 ^{1, 2} | 1.25 | | 15.65 | ns | |
| Delay Range in Block: Programmable Delay 2 ^{1, 2} | 0.469 | | 15.65 | ns | |
| Delay Range in Block: Fixed Delay ^{1, 2} | | 3.5 | | ns | |
| CCC Output Peak-to-Peak Period Jitter F _{CCC_OUT} | Maxim | Maximum Peak-to-Peak Jitter Data ⁷ | | | |
| | SSO ≥ 4 ⁸ | SSO ≥ 8 ⁸ | SSO ≥ 16 ⁸ | | |
| 0.75 MHz to 50 MHz | 0.60% | 0.80% | 1.20% | | |
| 50 MHz to 160 MHz | 4.00% | 6.00% | 12.00% | | |

Notes:

- 1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-7 and Table 2-7 on page 2-7 for deratings.
- 2. $T_J = 25^{\circ}C$, $V_{CC} = 1.5 \text{ V}$
- 3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
- 4. The AGL030 device does not support a PLL.
- 5. Maximum value obtained for a Std. speed grade device in Worst-Case Commercial Conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
- 6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 7. Measurements done with LVTTL 3.3 V, 8 mA I/O drive strength, and high slew Rate. VCC/VCCPLL = 1.14 V, VQ/PQ/TQ type of packages, 20 pF load.
- 8. Simultaneously Switching Outputs (SSOs) are outputs that are synchronous to a single clock domain and have clock-to-out times that are within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO FPGA Fabric User Guide.

2-110 Revision 27

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.

Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash*Freeze mode and normal operation mode. No user intervention is required.

Table 3-1 shows the Flash*Freeze pin location on the available packages for IGLOO a devices. The Flash*Freeze pin location is independent of device, allowing migration to larger or smaller IGLOO devices while maintaining the same pin location on the board. Refer to the "Flash*Freeze Technology and Low Power Modes" chapter of the *IGLOO FPGA Fabric User Guide* for more information on I/O states during Flash*Freeze mode.

Table 3-1 • Flash*Freeze Pin Location in IGLOO Family Packages (device-independent)

| IGLOO Packages | Flash*Freeze Pin |
|----------------|------------------|
| CS81/UC81 | H2 |
| CS121 | J5 |
| CS196 | P3 |
| CS281 | W2 |
| QN48 | 14 |
| QN68 | 18 |
| QN132 | B12 |
| VQ100 | 27 |
| FG144 | L3 |
| FG256 | Т3 |
| FG484 | W6 |

3-3 Revision 27



IGLOO Low Power Flash FPGAs

| FG144 | | | |
|------------|-----------------|--|--|
| Pin Number | AGL125 Function | | |
| A1 | GNDQ | | |
| A2 | VMV0 | | |
| A3 | GAB0/IO02RSB0 | | |
| A4 | GAB1/IO03RSB0 | | |
| A5 | IO11RSB0 | | |
| A6 | GND | | |
| A7 | IO18RSB0 | | |
| A8 | VCC | | |
| A9 | IO25RSB0 | | |
| A10 | GBA0/IO39RSB0 | | |
| A11 | GBA1/IO40RSB0 | | |
| A12 | GNDQ | | |
| B1 | GAB2/IO69RSB1 | | |
| B2 | GND | | |
| В3 | GAA0/IO00RSB0 | | |
| B4 | GAA1/IO01RSB0 | | |
| B5 | IO08RSB0 | | |
| B6 | IO14RSB0 | | |
| B7 | IO19RSB0 | | |
| B8 | IO22RSB0 | | |
| B9 | GBB0/IO37RSB0 | | |
| B10 | GBB1/IO38RSB0 | | |
| B11 | GND | | |
| B12 | VMV0 | | |
| C1 | IO132RSB1 | | |
| C2 | GFA2/IO120RSB1 | | |
| C3 | GAC2/IO131RSB1 | | |
| C4 | VCC | | |
| C5 | IO10RSB0 | | |
| C6 | IO12RSB0 | | |
| C7 | IO21RSB0 | | |
| C8 | IO24RSB0 | | |
| C9 | IO27RSB0 | | |
| C10 | GBA2/IO41RSB0 | | |
| C11 | IO42RSB0 | | |
| C12 | GBC2/IO45RSB0 | | |

| | FG144 |
|------------|-----------------|
| Pin Number | AGL125 Function |
| D1 | IO128RSB1 |
| D2 | IO129RSB1 |
| D3 | IO130RSB1 |
| D4 | GAA2/IO67RSB1 |
| D5 | GAC0/IO04RSB0 |
| D6 | GAC1/IO05RSB0 |
| D7 | GBC0/IO35RSB0 |
| D8 | GBC1/IO36RSB0 |
| D9 | GBB2/IO43RSB0 |
| D10 | IO28RSB0 |
| D11 | IO44RSB0 |
| D12 | GCB1/IO53RSB0 |
| E1 | VCC |
| E2 | GFC0/IO125RSB1 |
| E3 | GFC1/IO126RSB1 |
| E4 | VCCIB1 |
| E5 | IO68RSB1 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | GCC1/IO51RSB0 |
| E9 | VCCIB0 |
| E10 | VCC |
| E11 | GCA0/IO56RSB0 |
| E12 | IO46RSB0 |
| F1 | GFB0/IO123RSB1 |
| F2 | VCOMPLF |
| F3 | GFB1/IO124RSB1 |
| F4 | IO127RSB1 |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | GCC0/IO52RSB0 |
| F9 | GCB0/IO54RSB0 |
| F10 | GND |
| F11 | GCA1/IO55RSB0 |
| F12 | GCA2/IO57RSB0 |

| | FG144 | | |
|------------|-----------------|--|--|
| Pin Number | AGL125 Function | | |
| G1 | GFA1/IO121RSB1 | | |
| G2 | GND | | |
| G3 | VCCPLF | | |
| G4 | GFA0/IO122RSB1 | | |
| G5 | GND | | |
| G6 | GND | | |
| G7 | GND | | |
| G8 | GDC1/IO61RSB0 | | |
| G9 | IO48RSB0 | | |
| G10 | GCC2/IO59RSB0 | | |
| G11 | IO47RSB0 | | |
| G12 | GCB2/IO58RSB0 | | |
| H1 | VCC | | |
| H2 | GFB2/IO119RSB1 | | |
| H3 | GFC2/IO118RSB1 | | |
| H4 | GEC1/IO112RSB1 | | |
| H5 | VCC | | |
| H6 | IO50RSB0 | | |
| H7 | IO60RSB0 | | |
| H8 | GDB2/IO71RSB1 | | |
| H9 | GDC0/IO62RSB0 | | |
| H10 | VCCIB0 | | |
| H11 | IO49RSB0 | | |
| H12 | VCC | | |
| J1 | GEB1/IO110RSB1 | | |
| J2 | IO115RSB1 | | |
| J3 | VCCIB1 | | |
| J4 | GEC0/IO111RSB1 | | |
| J5 | IO116RSB1 | | |
| J6 | IO117RSB1 | | |
| J7 | VCC | | |
| J8 | TCK | | |
| J9 | GDA2/IO70RSB1 | | |
| J10 | TDO | | |
| J11 | GDA1/IO65RSB0 | | |
| J12 | GDB1/IO63RSB0 | | |

Revision 27 4-43



Package Pin Assignments

| | FG256 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| Н3 | GFB1/IO163PPB3 |
| H4 | VCOMPLF |
| H5 | GFC0/IO164NPB3 |
| H6 | VCC |
| H7 | GND |
| H8 | GND |
| H9 | GND |
| H10 | GND |
| H11 | VCC |
| H12 | GCC0/IO69NPB1 |
| H13 | GCB1/IO70PPB1 |
| H14 | GCA0/IO71NPB1 |
| H15 | IO67NPB1 |
| H16 | GCB0/IO70NPB1 |
| J1 | GFA2/IO161PPB3 |
| J2 | GFA1/IO162PDB3 |
| J3 | VCCPLF |
| J4 | IO160NDB3 |
| J5 | GFB2/IO160PDB3 |
| J6 | VCC |
| J7 | GND |
| J8 | GND |
| J9 | GND |
| J10 | GND |
| J11 | VCC |
| J12 | GCB2/IO73PPB1 |
| J13 | GCA1/IO71PPB1 |
| J14 | GCC2/IO74PPB1 |
| J15 | IO80PPB1 |
| J16 | GCA2/IO72PDB1 |
| K1 | GFC2/IO159PDB3 |
| K2 | IO161NPB3 |
| K3 | IO156PPB3 |
| K4 | IO129RSB2 |
| K5 | VCCIB3 |
| K6 | VCC |
| K7 | GND |
| K8 | GND |
| | |

| FG256 | |
|------------|-----------------|
| Pin Number | AGL600 Function |
| K9 | GND |
| K10 | GND |
| K11 | VCC |
| K12 | VCCIB1 |
| K13 | IO73NPB1 |
| K14 | IO80NPB1 |
| K15 | IO74NPB1 |
| K16 | IO72NDB1 |
| L1 | IO159NDB3 |
| L2 | IO156NPB3 |
| L3 | IO151PPB3 |
| L3 L4 | |
| L4 L5 | IO158PSB3 |
| | VCCIB3 |
| L6 | GND |
| L7 | VCC |
| L8 | VCC |
| L9 | VCC |
| L10 | VCC |
| L11 | GND |
| L12 | VCCIB1 |
| L13 | GDB0/IO87NPB1 |
| L14 | IO85NDB1 |
| L15 | IO85PDB1 |
| L16 | IO84PDB1 |
| M1 | IO150PDB3 |
| M2 | IO151NPB3 |
| M3 | IO147NPB3 |
| M4 | GEC0/IO146NPB3 |
| M5 | VMV3 |
| M6 | VCCIB2 |
| M7 | VCCIB2 |
| M8 | IO117RSB2 |
| M9 | IO110RSB2 |
| M10 | VCCIB2 |
| M11 | VCCIB2 |
| M12 | VMV2 |
| M13 | IO94RSB2 |
| M14 | GDB1/IO87PPB1 |

| | FG256 |
|------------|-----------------|
| Pin Number | AGL600 Function |
| M15 | GDC1/IO86PDB1 |
| M16 | IO84NDB1 |
| N1 | IO150NDB3 |
| N2 | IO147PPB3 |
| N3 | GEC1/IO146PPB3 |
| N4 | IO140RSB2 |
| N5 | GNDQ |
| N6 | GEA2/IO143RSB2 |
| N7 | IO126RSB2 |
| N8 | IO120RSB2 |
| N9 | IO108RSB2 |
| N10 | IO103RSB2 |
| N11 | IO99RSB2 |
| N12 | GNDQ |
| N13 | IO92RSB2 |
| N14 | VJTAG |
| N15 | GDC0/IO86NDB1 |
| N16 | GDA1/IO88PDB1 |
| P1 | GEB1/IO145PDB3 |
| P2 | GEB0/IO145NDB3 |
| P3 | VMV2 |
| P4 | IO138RSB2 |
| P5 | IO136RSB2 |
| P6 | IO131RSB2 |
| P7 | IO124RSB2 |
| P8 | IO119RSB2 |
| P9 | IO107RSB2 |
| P10 | IO104RSB2 |
| P11 | IO97RSB2 |
| P12 | VMV1 |
| P13 | TCK |
| P14 | VPUMP |
| P15 | TRST |
| P16 | GDA0/IO88NDB1 |
| R1 | GEA1/IO144PDB3 |
| R2 | GEA0/IO144NDB3 |
| R3 | IO139RSB2 |
| R4 | GEC2/IO141RSB2 |
| | |

4-58 Revision 27



Package Pin Assignments

| FG256 | |
|------------|------------------|
| Pin Number | AGL1000 Function |
| A1 | GND |
| A2 | GAA0/IO00RSB0 |
| A3 | GAA1/IO01RSB0 |
| A4 | GAB0/IO02RSB0 |
| A5 | IO16RSB0 |
| A6 | IO22RSB0 |
| A7 | IO28RSB0 |
| A8 | IO35RSB0 |
| A9 | IO45RSB0 |
| A10 | IO50RSB0 |
| A11 | IO55RSB0 |
| A12 | IO61RSB0 |
| A13 | GBB1/IO75RSB0 |
| A14 | GBA0/IO76RSB0 |
| A15 | GBA1/IO77RSB0 |
| A16 | GND |
| B1 | GAB2/IO224PDB3 |
| B2 | GAA2/IO225PDB3 |
| В3 | GNDQ |
| B4 | GAB1/IO03RSB0 |
| B5 | IO17RSB0 |
| В6 | IO21RSB0 |
| В7 | IO27RSB0 |
| B8 | IO34RSB0 |
| В9 | IO44RSB0 |
| B10 | IO51RSB0 |
| B11 | IO57RSB0 |
| B12 | GBC1/IO73RSB0 |
| B13 | GBB0/IO74RSB0 |
| B14 | IO71RSB0 |
| B15 | GBA2/IO78PDB1 |
| B16 | IO81PDB1 |
| C1 | IO224NDB3 |
| C2 | IO225NDB3 |
| C3 | VMV3 |
| C4 | IO11RSB0 |
| C5 | GAC0/IO04RSB0 |
| C6 | GAC1/IO05RSB0 |

| FG256 | |
|------------|------------------|
| Pin Number | AGL1000 Function |
| | |
| C7 | IO25RSB0 |
| C8 | IO36RSB0 |
| C9 | IO42RSB0 |
| C10 | IO49RSB0 |
| C11 | IO56RSB0 |
| C12 | GBC0/IO72RSB0 |
| C13 | IO62RSB0 |
| C14 | VMV0 |
| C15 | IO78NDB1 |
| C16 | IO81NDB1 |
| D1 | IO222NDB3 |
| D2 | IO222PDB3 |
| D3 | GAC2/IO223PDB3 |
| D4 | IO223NDB3 |
| D5 | GNDQ |
| D6 | IO23RSB0 |
| D7 | IO29RSB0 |
| D8 | IO33RSB0 |
| D9 | IO46RSB0 |
| D10 | IO52RSB0 |
| D11 | IO60RSB0 |
| D12 | GNDQ |
| D13 | IO80NDB1 |
| D14 | GBB2/IO79PDB1 |
| D15 | IO79NDB1 |
| D16 | IO82NSB1 |
| E1 | IO217PDB3 |
| E2 | IO218PDB3 |
| E3 | IO221NDB3 |
| E4 | IO221PDB3 |
| E5 | VMV0 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | IO38RSB0 |
| E9 | IO47RSB0 |
| E10 | VCCIB0 |
| E11 | VCCIB0 |
| E12 | VMV1 |

| | FG256 |
|------------|------------------|
| Pin Number | AGL1000 Function |
| E13 | GBC2/IO80PDB1 |
| E14 | IO83PPB1 |
| E15 | IO86PPB1 |
| E16 | IO87PDB1 |
| F1 | IO217NDB3 |
| F2 | IO218NDB3 |
| F3 | IO216PDB3 |
| F4 | IO216NDB3 |
| F5 | VCCIB3 |
| F6 | GND |
| F7 | VCC |
| F8 | VCC |
| F9 | VCC |
| F10 | VCC |
| F11 | GND |
| F12 | VCCIB1 |
| F13 | IO83NPB1 |
| F14 | IO86NPB1 |
| F15 | IO90PPB1 |
| F16 | IO87NDB1 |
| G1 | IO210PSB3 |
| G2 | IO213NDB3 |
| G3 | IO213PDB3 |
| G4 | GFC1/IO209PPB3 |
| G5 | VCCIB3 |
| G6 | VCC |
| G7 | GND |
| G8 | GND |
| G9 | GND |
| G10 | GND |
| G11 | VCC |
| G12 | VCCIB1 |
| G13 | GCC1/IO91PPB1 |
| G14 | IO90NPB1 |
| G15 | IO88PDB1 |
| G16 | IO88NDB1 |
| H1 | GFB0/IO208NPB3 |
| H2 | GFA0/IO207NDB3 |

4-60 Revision 27



| | FG484 |
|------------|-----------------|
| Pin Number | AGL400 Function |
| N17 | IO74RSB1 |
| N18 | IO72NPB1 |
| N19 | IO70NDB1 |
| N20 | NC |
| N21 | NC |
| N22 | NC |
| P1 | NC |
| P2 | NC |
| P3 | NC |
| P4 | IO142NDB3 |
| P5 | IO141NPB3 |
| P6 | IO125RSB2 |
| P7 | IO139RSB3 |
| P8 | VCCIB3 |
| P9 | GND |
| P10 | VCC |
| P11 | VCC |
| P12 | VCC |
| P13 | VCC |
| P14 | GND |
| P15 | VCCIB1 |
| P16 | GDB0/IO78VPB1 |
| P17 | IO76VDB1 |
| P18 | IO76UDB1 |
| P19 | IO75PDB1 |
| P20 | NC |
| P21 | NC |
| P22 | NC |
| R1 | NC |
| R2 | NC |
| R3 | VCC |
| R4 | IO140PDB3 |
| R5 | IO130RSB2 |
| R6 | IO138NPB3 |
| R7 | GEC0/IO137NPB3 |
| R8 | VMV3 |

Revision 27 4-73

| FG484 | |
|------------|-----------------|
| Pin Number | AGL600 Function |
| K11 | GND |
| K12 | GND |
| K12 | GND |
| K13 | VCC |
| K14 | VCCIB1 |
| K16 | GCC1/IO69PPB1 |
| _ | |
| K17 | IO65NPB1 |
| K18 | IO75PDB1 |
| K19 | IO75NDB1 |
| K20 | NC |
| K21 | IO76NDB1 |
| K22 | IO76PDB1 |
| L1 | NC |
| L2 | IO155PDB3 |
| L3 | NC |
| L4 | GFB0/IO163NPB3 |
| L5 | GFA0/IO162NDB3 |
| L6 | GFB1/IO163PPB3 |
| L7 | VCOMPLF |
| L8 | GFC0/IO164NPB3 |
| L9 | VCC |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L13 | GND |
| L14 | VCC |
| L15 | GCC0/IO69NPB1 |
| L16 | GCB1/IO70PPB1 |
| L17 | GCA0/IO71NPB1 |
| L18 | IO67NPB1 |
| L19 | GCB0/IO70NPB1 |
| L20 | IO77PDB1 |
| L21 | IO77NDB1 |
| L22 | IO78NPB1 |
| M1 | NC |
| M2 | IO155NDB3 |
| | |

Revision 27 4-83

| FG484 | |
|------------|------------------|
| Pin Number | AGL1000 Function |
| M3 | IO206NDB3 |
| M4 | GFA2/IO206PDB3 |
| M5 | GFA1/IO207PDB3 |
| M6 | VCCPLF |
| M7 | IO205NDB3 |
| M8 | GFB2/IO205PDB3 |
| M9 | VCC |
| M10 | GND |
| M11 | GND |
| M12 | GND |
| M13 | GND |
| M14 | VCC |
| M15 | GCB2/IO95PPB1 |
| M16 | GCA1/IO93PPB1 |
| M17 | GCC2/IO96PPB1 |
| M18 | IO100PPB1 |
| M19 | GCA2/IO94PPB1 |
| M20 | IO101PPB1 |
| M21 | IO99PPB1 |
| M22 | NC |
| N1 | IO201NDB3 |
| N2 | IO201PDB3 |
| N3 | NC |
| N4 | GFC2/IO204PDB3 |
| N5 | IO204NDB3 |
| N6 | IO203NDB3 |
| N7 | IO203PDB3 |
| N8 | VCCIB3 |
| N9 | VCC |
| N10 | GND |
| N11 | GND |
| N12 | GND |
| N13 | GND |
| N14 | VCC |
| N15 | VCCIB1 |
| N16 | IO95NPB1 |

4-98 Revision 27



IGLOO Low Power Flash FPGAs

| Revision / Version | Changes | Page |
|--|---|------|
| DC & Switching, cont'd. | Table 2-49 · Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range is new. | 2-39 |
| Revision 9 (Jul 2008) Product Brief v1.1 DC and Switching Characteristics Advance v0.3 | As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.2 V to 1.5 V. | N/A |
| Revision 8 (Jun 2008) | As a result of the Libero IDE v8.4 release, Actel now offers a wide range of core voltage support. The document was updated to change 1.2 V / 1.5 V to 1.5 V. | N/A |
| DC and Switching Characteristics Advance v0.2 | Tables have been updated to reflect default values in the software. The default I/O capacitance is 5 pF. Tables have been updated to include the LVCMOS 1.2 V I/O set. DDR Tables have two additional data points added to reflect both edges for Input DDR setup and hold time. The power data table has been updated to match SmartPower data rather then simulation values. | N/A |
| | AGL015 global clock delays have been added. | |
| | Table 2-1 • Absolute Maximum Ratings was updated to combine the VCCI and VMV parameters in one row. The word "output" from the parameter description for VCCI and VMV, and table note 3 was added. | 2-1 |
| | Table 2-2 • Recommended Operating Conditions 1 was updated to add references to tables notes 4, 6, 7, and 8. VMV was added to the VCCI parameter row, and table note 9 was added. | 2-2 |
| | In Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature1, the maximum operating junction temperature was changed from 110° to 100°. | 2-3 |
| | VMV was removed from Table 2-4 • Overshoot and Undershoot Limits 1. The table title was modified to remove "as measured on quiet I/Os." Table note 2 was revised to remove "estimated SSO density over cycles." Table note 3 was revised to remove "refers only to overshoot/undershoot limits for simultaneous switching I/Os." | 2-3 |
| | The "PLL Behavior at Brownout Condition" section is new. | 2-4 |
| | Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels is new. | 2-5 |
| | EQ 2 was updated. The temperature was changed to 100°C, and therefore the end result changed. | 2-6 |
| | The table notes for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO Flash*Freeze Mode*, Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO Sleep Mode*, and Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode were updated to remove VMV and include PDC6 and PDC7. VCCI and VJTAG were removed from the statement about IDD in the table note for Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO Shutdown Mode. | 2-7 |
| | Note 2 of Table 2-12 • Quiescent Supply Current (IDD), No IGLOO Flash*Freeze Mode1 was updated to include VCCPLL. Note 4 was updated to include PDC6 and PDC7. | 2-9 |

Revision 27 5-8