

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

ĿXF

Product Status	Active
Number of LABs/CLBs	
Number of Logic Elements/Cells	6144
Total RAM Bits	36864
Number of I/O	97
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LBGA
Supplier Device Package	144-FPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1agl250v5-fg144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 1-5 • I/O States During Programming Window

- 6. Click OK to return to the FlashPoint Programming File Generator window.
- Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

Table 2-20 • Different Components Contributing to the Static Power Consumption in IGLOO Devices For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage

				Device-	Specific S	tatic Powe	er (mW)			
Parameter	Definition	AGL1000	AGL600	AGL400	AGL250	AGL125	AGL060	AGL030	AGL015	
PDC1	Array static power in Active mode			See	Table 2-12	2 on page 2	2-9.			
PDC2	Array static power in Static (Idle) mode		See Table 2-11 on page 2-8.							
PDC3	Array static power in Flash*Freeze mode			See	e Table 2-9	on page 2	-7.			
PDC4	Static PLL contribution				1.8	34				
PDC5	Bank quiescent power (V _{CCI} -dependent)			See	Table 2-12	2 on page 2	2-9.			
PDC6	I/O input pin static power (standard-dependent)		See Table	2-13 on pa	ige 2-10 th	rough Table	e 2-15 on p	age 2-11.		
PDC7	I/O output pin static power (standard-dependent)		See Table	2-16 on pa	ige 2-11 thi	ough Table	e 2-18 on p	age 2-12.		

Note: *For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

Table 2-65 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range Applicable to Standard I/O Banks

3.3 V LVCMOS	Wide Range	v	IL	V	/IH	VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ²	IIH ³
Drive Strength	Equivalent Software Default Drive Strength Option ¹	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μΑ	μΑ	Max. mA ⁴	Max. mA ⁴	μA ⁵	μ Α ⁵
100 µA	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	6 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10
100 µA	8 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

4. Currents are measured at 100°C junction temperature and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

Table 2-66 • 3.3 V LVCMOS Wide Range AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	1.4	5

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

Table 2-86 •2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V
Applicable to Standard Plus Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
2 mA	Std.	0.97	2.36	0.18	1.08	0.66	2.41	2.21	1.96	1.92	6.01	5.81	ns
4 mA	Std.	0.97	2.36	0.18	1.08	0.66	2.41	2.21	1.96	1.92	6.01	5.81	ns
6 mA	Std.	0.97	1.97	0.18	1.08	0.66	2.01	1.75	2.21	2.40	5.61	5.34	ns
8 mA	Std.	0.97	1.97	0.18	1.08	0.66	2.01	1.75	2.21	2.40	5.61	5.34	ns
12 mA	Std.	0.97	1.75	0.18	1.08	0.66	1.79	1.52	2.38	2.70	5.39	5.11	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-87 • 2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	0.97	4.27	0.18	1.04	0.66	4.36	4.06	1.71	1.62	ns
4 mA	Std.	0.97	4.27	0.18	1.04	0.66	4.36	4.06	1.71	1.62	ns
6 mA	Std.	0.97	3.54	0.18	1.04	0.66	3.61	3.48	1.95	2.08	ns
8 mA	Std.	0.97	3.54	0.18	1.04	0.66	3.61	3.48	1.95	2.08	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-88 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	0.97	2.24	0.18	1.04	0.66	2.29	2.09	1.71	1.68	ns
4 mA	Std.	0.97	2.24	0.18	1.04	0.66	2.29	2.09	1.71	1.68	ns
6 mA	Std.	0.97	1.88	0.18	1.04	0.66	1.92	1.63	1.95	2.15	ns
8 mA	Std.	0.97	1.88	0.18	1.04	0.66	1.92	1.63	1.95	2.15	ns

Notes:

1. Software default selection highlighted in gray.

1.2 V DC Core Voltage

Table 2-145 • 3.3 V PCI/PCI-X

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Applicable to Advanced I/O Banks
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
Std.	1.55	2.91	0.25	0.86	1.10	2.95	2.29	3.25	3.93	8.74	8.08	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-146 • 3.3 V PCI/PCI-X

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	1.55	2.53	0.25	0.85	1.10	2.57	1.98	2.93	3.64	8.35	7.76	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Differential I/O Characteristics

Physical Implementation

Configuration of the I/O modules as a differential pair is handled by Microsemi Designer software when the user instantiates a differential I/O macro in the design.

Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one data bit be carried through two signal lines, so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-13. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation because the output standard specifications are different.

Along with LVDS I/O, IGLOO also supports Bus LVDS structure and Multipoint LVDS (M-LVDS) configuration (up to 40 nodes).



Figure 2-13 • LVDS Circuit Diagram and Board-Level Implementation

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard–dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-115. Table 2-173 to Table 2-188 on page 2-114 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-173 • AGL015 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.21	1.42	ns
t _{RCKH}	Input High Delay for Global Clock	1.23	1.49	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.27	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-174 • AGL030 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.21	1.42	ns
t _{RCKH}	Input High Delay for Global Clock	1.23	1.49	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.27	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Table 2-175 • AGL060 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.33	1.55	ns
t _{RCKH}	Input High Delay for Global Clock	1.35	1.62	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.27	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-176 • AGL125 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.36	1.71	ns
t _{RCKH}	Input High Delay for Global Clock	1.39	1.82	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Table 2-179 • AGL600 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.48	1.82	ns
t _{RCKH}	Input High Delay for Global Clock	1.52	1.94	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.42	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-180 • AGL1000 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.55	1.89	ns
t _{RCKH}	Input High Delay for Global Clock	1.60	2.02	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.42	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

1.2 V DC Core Voltage

Table 2-181 • AGL015 Global ResourceCommercial-Case Conditions: TJ = 70°C, VCC = 1.14 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.79	2.09	ns
t _{RCKH}	Input High Delay for Global Clock	1.87	2.26	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.39	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-182 • AGL030 Global Resource

Commercial-Case Conditions: $T_J = 70^{\circ}C$, VCC = 1.14 V

			Std.		
Parameter	Description	Ν	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock		1.80	2.09	ns
t _{RCKH}	Input High Delay for Global Clock		1.88	2.27	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock		1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock		1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock			0.39	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Timing Characteristics

1.5 V DC Core Voltage

Table 2-191 • RAM4K9

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t _{AS}	Address setup time	0.83	ns
t _{AH}	Address hold time	0.16	ns
t _{ENS}	REN, WEN setup time	0.81	ns
t _{ENH}	REN, WEN hold time	0.16	ns
t _{BKS}	BLK setup time	1.65	ns
t _{BKH}	BLK hold time	0.16	ns
t _{DS}	Input data (DIN) setup time	0.71	ns
t _{DH}	Input data (DIN) hold time	0.36	ns
t _{CKQ1}	Clock High to new data valid on DOUT (output retained, WMODE = 0)	3.53	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	3.06	ns
t _{CKQ2}	Clock High to new data valid on DOUT (pipelined)	1.81	ns
t _{C2CWWL} 1	Address collision clk-to-clk delay for reliable write after write on same address – Applicable to Closing Edge	0.23	ns
t _{C2CRWL} 1	Address collision clk-to-clk delay for reliable read access after write on same address – Applicable to Opening Edge	0.35	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address – Applicable to Opening Edge	0.41	ns
t _{RSTBQ}	RESET Low to data out Low on DOUT (flow-through)	2.06	ns
	RESET Low to data out Low on DOUT (pipelined)	2.06	ns
t _{REMRSTB}	RESET removal	0.61	ns
t _{RECRSTB}	RESET recovery	3.21	ns
t _{MPWRSTB}	RESET minimum pulse width	0.68	ns
t _{CYC}	Clock cycle time	6.24	ns
F _{MAX}	Maximum frequency	160	MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.



Package Pin Assignments

QN132



Notes:

2. The die attach paddle center of the package is tied to ground (GND).

Note

QN132 package is discontinued and is not available for IGLOO devices. For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

^{1.} This is the bottom view of the package.

Microsemi

Package Pin Assignments

QN132		
Pin Number	AGL060 Function	
C16	IO60RSB1	
C17	IO57RSB1	
C18	NC	
C19	ТСК	
C20	VMV1	
C21	VPUMP	
C22	VJTAG	
C23	VCCIB0	
C24	NC	
C25	NC	
C26	GCA1/IO42RSB0	
C27	GCC0/IO39RSB0	
C28	VCCIB0	
C29	IO29RSB0	
C30	GNDQ	
C31	GBA1/IO27RSB0	
C32	GBB0/IO24RSB0	
C33	VCC	
C34	IO19RSB0	
C35	IO16RSB0	
C36	IO13RSB0	
C37	GAC1/IO10RSB0	
C38	NC	
C39	GAA0/IO05RSB0	
C40	VMV0	
D1	GND	
D2	GND	
D3	GND	
D4	GND	

VQ100



Note: This is the top view of the package.

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

Microsemi

IGLOO Low Power Flash FPGAs

Pin NumberAGL 1000 FunctionPin NumberAGL 1000 FunctionPin NumberAGL 1000 FunctionA1GNDQD1IO213PDB3G1GFA1/IO207PPB3A2VMV0D2IO213NDB3G2GNDA3GAB0/IO02RSB0D3IO223NDB3G3VCCPLFA4GAB1/IO03RSB0D4GAA2/IO225PPB3G4GFA0/IO207NPB3A5IO10RSB0D5GAC0/IO04RSB0G5GNDA6GNDD6GAC1/IO05RSB0G6GNDA7IO44RSB0D7GBC0/IO72RSB0G7GNDA8VCCD8GBC1/IO73RSB0G3GC2/IO96PDB1A9IO69RSB0D9GBB2/IO79PDB1G9IO96NDB1A11GBA0/IO76RSB0D11IO80NPB1G11IO95NDB1A12GNDQD12GCB1/IO92PPB1G12GCB2/IO95PDB1	FG144			FG144		FG144
A1 GNDQ D1 IO213PDB3 G1 GFA1/IO207PPB3 A2 VMV0 D2 IO213NDB3 G2 GND A3 GAB0/IO02RSB0 D3 IO223NDB3 G3 VCCPLF A4 GAB1/IO03RSB0 D4 GAA2/IO225PPB3 G4 GFA0/IO207NPB3 A5 IO10RSB0 D5 GAC0/IO04RSB0 G5 GND A6 GND D6 GAC1/IO05RSB0 G6 GND A7 IO44RSB0 D7 GBC0/IO72RSB0 G6 GND A8 VCC D8 GBC1/IO73RSB0 G8 GDC1/IO111PPB1 A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A10 GBA0/IO76RSB0 D10 IO79NDB1 G10 GC2/IO96PDB1 A11 GBA1/IO77RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	Pin Number	AGL1000 Function	Pin Number	AGL1000 Function	Pin Number	AGL1000 Function
A2 VMV0 D2 IO213NDB3 G2 GND A3 GAB0/IO02RSB0 D3 IO223NDB3 G3 VCCPLF A4 GAB1/IO03RSB0 D4 GAA2/IO225PPB3 G4 GFA0/IO207NPB3 A5 IO10RSB0 D5 GAC0/IO04RSB0 G5 GND A6 GND D6 GAC1/IO05RSB0 G6 GND A7 IO44RSB0 D7 GBC0/IO72RSB0 G7 GND A8 VCC D8 GBC1/IO73RSB0 G8 GDC1/IO111PPB1 A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A10 GBA0/IO76RSB0 D11 IO80NPB1 G11 IO95NDB1 A11 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A1	GNDQ	D1	IO213PDB3	G1	GFA1/IO207PPB3
A3 GAB0/IO02RSB0 D3 IO223NDB3 G3 VCCPLF A4 GAB1/IO03RSB0 D4 GAA2/IO225PPB3 G4 GFA0/IO207NPB3 A5 IO10RSB0 D5 GAC0/IO04RSB0 G5 GND A6 GND D6 GAC1/IO05RSB0 G6 GND A7 IO44RSB0 D7 GBC0/IO72RSB0 G6 GND A8 VCC D8 GBC1/IO73RSB0 G8 GDC1/IO111PPB1 A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A11 GBA1/IO77RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A2	VMV0	D2	IO213NDB3	G2	GND
A4 GAB1/IO03RSB0 D4 GAA2/IO225PPB3 G4 GFA0/IO207NPB3 A5 IO10RSB0 D5 GAC0/IO04RSB0 G5 GND A6 GND D6 GAC1/IO05RSB0 G6 GND A7 IO44RSB0 D7 GBC0/IO72RSB0 G7 GND A8 VCC D8 GBC1/IO73RSB0 G8 GDC1/IO111PPB1 A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A10 GBA0/IO76RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A3	GAB0/IO02RSB0	D3	IO223NDB3	G3	VCCPLF
A5 IO10RSB0 D5 GAC0/IO04RSB0 G5 GND A6 GND D6 GAC1/IO05RSB0 G6 GND A7 IO44RSB0 D7 GBC0/IO72RSB0 G7 GND A8 VCC D8 GBC1/IO73RSB0 G8 GDC1/IO111PPB1 A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A10 GBA0/IO76RSB0 D10 IO79NDB1 G10 GCC2/IO96PDB1 A11 GBA1/IO77RSB0 D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A4	GAB1/IO03RSB0	D4	GAA2/IO225PPB3	G4	GFA0/IO207NPB3
A6GNDD6GAC1/IO05RSB0G6GNDA7IO44RSB0D7GBC0/IO72RSB0G7GNDA8VCCD8GBC1/IO73RSB0G8GDC1/IO111PPB1A9IO69RSB0D9GBB2/IO79PDB1G9IO96NDB1A10GBA0/IO76RSB0D10IO79NDB1G10GCC2/IO96PDB1A11GBA1/IO77RSB0D11IO80NPB1G11IO95NDB1A12GNDQD12GCB1/IO92PPB1G12GCB2/IO95PDB1	A5	IO10RSB0	D5	GAC0/IO04RSB0	G5	GND
A7 IO44RSB0 D7 GBC0/IO72RSB0 G7 GND A8 VCC D8 GBC1/IO73RSB0 G8 GDC1/IO111PPB1 A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A10 GBA0/IO76RSB0 D10 IO79NDB1 G10 GCC2/IO96PDB1 A11 GBA1/IO77RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A6	GND	D6	GAC1/IO05RSB0	G6	GND
A8 VCC D8 GBC1/IO73RSB0 G8 GDC1/IO111PPB1 A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A10 GBA0/IO76RSB0 D10 IO79NDB1 G10 GCC2/IO96PDB1 A11 GBA1/IO77RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A7	IO44RSB0	D7	GBC0/IO72RSB0	G7	GND
A9 IO69RSB0 D9 GBB2/IO79PDB1 G9 IO96NDB1 A10 GBA0/IO76RSB0 D10 IO79NDB1 G10 GC2/IO96PDB1 A11 GBA1/IO77RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A8	VCC	D8	GBC1/IO73RSB0	G8	GDC1/IO111PPB1
A10 GBA0/IO76RSB0 D10 IO79NDB1 G10 GCC2/IO96PDB1 A11 GBA1/IO77RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A9	IO69RSB0	D9	GBB2/IO79PDB1	G9	IO96NDB1
A11 GBA1/IO77RSB0 D11 IO80NPB1 G11 IO95NDB1 A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A10	GBA0/IO76RSB0	D10	IO79NDB1	G10	GCC2/IO96PDB1
A12 GNDQ D12 GCB1/IO92PPB1 G12 GCB2/IO95PDB1	A11	GBA1/IO77RSB0	D11	IO80NPB1	G11	IO95NDB1
	A12	GNDQ	D12	GCB1/IO92PPB1	G12	GCB2/IO95PDB1
B1 GAB2/IO224PDB3 E1 VCC H1 VCC	B1	GAB2/IO224PDB3	E1	VCC	H1	VCC
B2 GND E2 GFC0/IO209NDB3 H2 GFB2/IO205PDB3	B2	GND	E2	GFC0/IO209NDB3	H2	GFB2/IO205PDB3
B3 GAA0/IO00RSB0 E3 GFC1/IO209PDB3 H3 GFC2/IO204PSB3	B3	GAA0/IO00RSB0	E3	GFC1/IO209PDB3	H3	GFC2/IO204PSB3
B4 GAA1/IO01RSB0 E4 VCCIB3 H4 GEC1/IO190PDB3	B4	GAA1/IO01RSB0	E4	VCCIB3	H4	GEC1/IO190PDB3
B5 IO13RSB0 E5 IO225NPB3 H5 VCC	B5	IO13RSB0	E5	IO225NPB3	H5	VCC
B6 IO26RSB0 E6 VCCIB0 H6 IO105PDB1	B6	IO26RSB0	E6	VCCIB0	H6	IO105PDB1
B7 IO35RSB0 E7 VCCIB0 H7 IO105NDB1	B7	IO35RSB0	E7	VCCIB0	H7	IO105NDB1
B8IO60RSB0E8GCC1/IO91PDB1H8GDB2/IO115RSB2	B8	IO60RSB0	E8	GCC1/IO91PDB1	H8	GDB2/IO115RSB2
B9GBB0/IO74RSB0E9VCCIB1H9GDC0/IO111NPB1	B9	GBB0/IO74RSB0	E9	VCCIB1	H9	GDC0/IO111NPB1
B10 GBB1/IO75RSB0 E10 VCC H10 VCCIB1	B10	GBB1/IO75RSB0	E10	VCC	H10	VCCIB1
B11 GND E11 GCA0/IO93NDB1 H11 IO101PSB1	B11	GND	E11	GCA0/IO93NDB1	H11	IO101PSB1
B12 VMV1 E12 IO94NDB1 H12 VCC	B12	VMV1	E12	IO94NDB1	H12	VCC
C1 IO224NDB3 F1 GFB0/IO208NPB3 J1 GEB1/IO189PDB3	C1	IO224NDB3	F1	GFB0/IO208NPB3	J1	GEB1/IO189PDB3
C2 GFA2/IO206PPB3 F2 VCOMPLF J2 IO205NDB3	C2	GFA2/IO206PPB3	F2	VCOMPLF	J2	IO205NDB3
C3 GAC2/IO223PDB3 F3 GFB1/IO208PPB3 J3 VCCIB3	C3	GAC2/IO223PDB3	F3	GFB1/IO208PPB3	J3	VCCIB3
C4 VCC F4 IO206NPB3 J4 GEC0/IO190NDB3	C4	VCC	F4	IO206NPB3	J4	GEC0/IO190NDB3
C5 IO16RSB0 F5 GND J5 IO160RSB2	C5	IO16RSB0	F5	GND	J5	IO160RSB2
C6 IO29RSB0 F6 GND J6 IO157RSB2	C6	IO29RSB0	F6	GND	J6	IO157RSB2
C7 IO32RSB0 F7 GND J7 VCC	C7	IO32RSB0	F7	GND	J7	VCC
C8 IO63RSB0 F8 GCC0/IO91NDB1 J8 TCK	C8	IO63RSB0	F8	GCC0/IO91NDB1	J8	ТСК
C9 IO66RSB0 F9 GCB0/IO92NPB1 J9 GDA2/IO114RSB2	C9	IO66RSB0	F9	GCB0/IO92NPB1	J9	GDA2/IO114RSB2
C10 GBA2/IO78PDB1 F10 GND J10 TDO	C10	GBA2/IO78PDB1	F10	GND	J10	TDO
C11 IO78NDB1 F11 GCA1/IO93PDB1 J11 GDA1/IO113PDB1	C11	IO78NDB1	F11	GCA1/IO93PDB1	J11	GDA1/IO113PDB1
C12 GBC2/IO80PPB1 F12 GCA2/IO94PDB1 J12 GDB1/IO112PDB1	C12	GBC2/IO80PPB1	F12	GCA2/IO94PDB1	J12	GDB1/IO112PDB1



Package Pin Assignments

FG256		
Pin Number	AGL1000 Function	
R5	IO168RSB2	
R6	IO163RSB2	
R7	IO157RSB2	
R8	IO149RSB2	
R9	IO143RSB2	
R10	IO138RSB2	
R11	IO131RSB2	
R12	IO125RSB2	
R13	GDB2/IO115RSB2	
R14	TDI	
R15	GNDQ	
R16	TDO	
T1	GND	
T2	IO183RSB2	
Т3	FF/GEB2/IO186RSB2	
T4	IO172RSB2	
T5	IO170RSB2	
T6	IO164RSB2	
T7	IO158RSB2	
T8	IO153RSB2	
Т9	IO142RSB2	
T10	IO135RSB2	
T11	IO130RSB2	
T12	GDC2/IO116RSB2	
T13	IO120RSB2	
T14	GDA2/IO114RSB2	
T15	TMS	
T16	GND	



Note: This is the bottom view of the package.

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

FG484		
Pin Number	AGL600 Function	
E13	IO38RSB0	
E14	IO42RSB0	
E15	GBC1/IO55RSB0	
E16	GBB0/IO56RSB0	
E17	IO52RSB0	
E18	GBA2/IO60PDB1	
E19	IO60NDB1	
E20	GND	
E21	NC	
E22	NC	
F1	NC	
F2	NC	
F3	NC	
F4	IO173NDB3	
F5	IO174NDB3	
F6	VMV3	
F7	IO07RSB0	
F8	GAC0/IO04RSB0	
F9	GAC1/IO05RSB0	
F10	IO20RSB0	
F11	IO24RSB0	
F12	IO33RSB0	
F13	IO39RSB0	
F14	IO44RSB0	
F15	GBC0/IO54RSB0	
F16	IO51RSB0	
F17	VMV0	
F18	IO61NPB1	
F19	IO63PDB1	
F20	NC	
F21	NC	
F22	NC	
G1	IO170NDB3	
G2	IO170PDB3	
G3	NC	
G4	IO171NDB3	

FG484				
Pin Number	AGL600 Function			
N17	IO80NPB1			
N18	IO74NPB1			
N19	IO72NDB1			
N20	NC			
N21	IO79NPB1			
N22	NC			
P1	NC			
P2	IO153PDB3			
P3	IO153NDB3			
P4	IO159NDB3			
P5	IO156NPB3			
P6	IO151PPB3			
P7	IO158PPB3			
P8	VCCIB3			
P9	GND			
P10	VCC			
P11	VCC			
P12	VCC			
P13	VCC			
P14	GND			
P15	VCCIB1			
P16	GDB0/IO87NPB1			
P17	IO85NDB1			
P18	IO85PDB1			
P19	IO84PDB1			
P20	NC			
P21	IO81PDB1			
P22	NC			
R1	NC			
R2	NC			
R3	VCC			
R4	IO150PDB3			
R5	IO151NPB3			
R6	IO147NPB3			
R7	GEC0/IO146NPB3			
R8	VMV3			

FG484			
Pin Number	AGL600 Function		
Y7	NC		
Y8	VCC		
Y9	VCC		
Y10	NC		
Y11	NC		
Y12	NC		
Y13	NC		
Y14	VCC		
Y15	VCC		
Y16	NC		
Y17	NC		
Y18	GND		
Y19	NC		
Y20	NC		
Y21	NC		
Y22	VCCIB1		



IGLOO Low Power Flash FPGAs

Revision / Version	Changes	Page
Revision 18 (Nov 2009)	The version changed to v2.0 for IGLOO datasheet chapters, indicating the datasheet contains information based on final characterization. Please review the datasheet carefully as most tables were updated with new data.	N/A
Revision 17 (Sep 2009) Product Brief v1.6	The "Reprogrammable Flash Technology" section was modified to add "250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System Performance."	I
	"IGLOO Ordering Information" was revised to note that halogen-free packages are available with RoHS-compliant packaging.	
	Table 1-1 • I/O Standards Supported is new.	1-7
	The definitions of hot-swap and cold-sparing were added to the "I/Os with Advanced I/O Standards" section.	1-7
Revision 16 (Apr 2009) Product Brief v1.5	M1AGL400 is no longer offered and was removed from the "IGLOO Devices" product table, "IGLOO Ordering Information", and "Temperature Grade Offerings".	I, III, IV
	The –F speed grade is no longer offered for IGLOO devices. The speed grade column and note regarding –F speed grade were removed from "IGLOO Ordering Information". The "Speed Grade and Temperature Grade Matrix" section was removed.	III, IV
	This datasheet now has fully characterized data and has moved from being Advance to a Production version. The version number changed from Advance v0.5 to v2.0.	N/A
	Please review the datasheet carefully as most tables were updated with new data.	
DC and Switching Characteristics Advance v0.6	3.3 V LVCMOS and 1.2 V LVCMOS Wide Range support was added to the datasheet. This affects all tables that contained 3.3 V LVCMOS and 1.2 V LVCMOS data.	
	${\rm I}_{\rm IL}$ and ${\rm I}_{\rm IH}$ input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables.	N/A
	-F was removed from the datasheet. The speed grade is no longer supported.	N/A
	The notes in Table 2-2 • Recommended Operating Conditions 1 were updated.	2-2
	Table 2-4 • Overshoot and Undershoot Limits 1 was updated.	2-3
	Table 2-5 • Package Thermal Resistivities was updated.	2-6
	Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $TJ = 70^{\circ}$ C, VCC = 1.425 V) and Table 2-7 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $TJ = 70^{\circ}$ C, VCC = 1.14 V) were updated.	2-7
	In Table 2-191 • RAM4K9 and Table 2-193 • RAM4K9, the following specifications were removed:	2-122 and 2-124
	wкo t _{eeкн}	
	In Table 2-192 • RAM512X18 and Table 2-194 • RAM512X18, the following specifications were removed: t _{WRO} t _{CCKH}	2-123 and 2-125
Revision 15 (Feb 2009)	The "QN132" pin table for the AGL060 device is new.	4-31
Packaging v1.9		