

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XF

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	13824
Total RAM Bits	110592
Number of I/O	215
Number of Gates	600000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	281-TFBGA, CSBGA
Supplier Device Package	281-CSP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1agl600v2-csg281i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Wide input frequency range ($f_{IN CCC}$) = 1.5 MHz up to 250 MHz
- Output frequency range (f_{OUT CCC}) = 0.75 MHz up to 250 MHz
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle = $50\% \pm 1.5\%$ or better (for PLL only)
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used (for PLL only)
- Maximum acquisition time is 300 µs (for PLL only)
- Exceptional tolerance to input period jitter—allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × 250 MHz / f_{OUT_CCC} (for PLL only)

Global Clocking

IGLOO devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

I/Os with Advanced I/O Standards

The IGLOO family of FPGAs features a flexible I/O structure, supporting a range of voltages (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.0 V wide range, and 3.3 V). IGLOO FPGAs support many different I/O standards—single-ended and differential.

The I/Os are organized into banks, with two or four banks per device. The configuration of these banks determines the I/O standards supported (Table 1-1).

		I/O Standards Supported					
I/O Bank Type	Device and Bank Location	LVTTL/ LVCMOS	PCI/PCI-X	LVPECL, LVDS, B-LVDS, M-LVDS			
Advanced	East and west banks of AGL250 and larger devices	\checkmark	\checkmark	\checkmark			
Standard Plus	North and south banks of AGL250 and larger devices All banks of AGL060 and AGL125K	\checkmark	\checkmark	Not supported			
Standard	All banks of AGL015 and AGL030	\checkmark	Not supported	Not supported			

Table 1-1 • I/O Standards Supported

Each I/O module contains several input, output, and enable registers. These registers allow the implementation of the following:

- Single-Data-Rate applications
- Double-Data-Rate applications—DDR LVDS, B-LVDS, and M-LVDS I/Os for point-to-point communications

IGLOO banks for the AGL250 device and above support LVPECL, LVDS, B-LVDS, and M-LVDS. B-LVDS and M-LVDS can support up to 20 loads.

Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card in a poweredup system.

Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed when the system is powered up, while the component itself is powered down, or when power supplies are floating.

Figure 1-5 • I/O States During Programming Window

- 6. Click OK to return to the FlashPoint Programming File Generator window.
- Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

Table 2-65 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range Applicable to Standard I/O Banks

3.3 V LVCMOS Wide Range		VIL		V	VIH		VOH	IOL	IOH	IOSL	IOSH	IIL ²	IIH ³
Drive Strength	Equivalent Software Default Drive Strength Option ¹	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μΑ	μΑ	Max. mA ⁴	Max. mA ⁴	μ Α ⁵	μA ⁵
100 µA	2 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	4 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	25	27	10	10
100 µA	6 mA	-0.3	0.8	2	3.6	0.2	VDD – 0.2	100	100	51	54	10	10
100 µA	8 mA	-0.3	0.8	2	3.6	0.2	VDD - 0.2	100	100	51	54	10	10

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ± 100 μA. Drive strengths displayed in software are supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges

4. Currents are measured at 100°C junction temperature and maximum voltage.

5. Currents are measured at 85°C junction temperature.

6. Software default selection highlighted in gray.

Table 2-66 • 3.3 V LVCMOS Wide Range AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	1.4	5

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

 Table 2-141 • Minimum and Maximum DC Input and Output Levels

 Applicable to Advanced and Standard Plus I/Os

3.3 V PCI/PCI-X	VIL VIH		IH	VOL	VOH	IOL	ЮН	IOSH	IOSL	IIL	IIH	
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ¹	Max. mA ¹	μA ²	μA²
Per PCI specification	Per PCI curves							10	10			

Notes:

1. Currents are measured at 100°C junction temperature and maximum voltage.

2. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-12.




Figure 2-12 • AC Loading

AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in Table 2-142.

Table 2-142 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	0.285 * VCCI for t _{DP(R)}	10
		0.615 * VCCI for $t_{DP(F)}$	

Note: *Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-143 • 3.3 V PCI/PCI-X

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Advanced I/O Banks

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.97	2.32	0.19	0.70	0.66	2.37	1.78	2.67	3.05	5.96	5.38	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-144 • 3.3 V PCI/PCI-X

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Plus I/O Banks

Speed Grade t	LOOUT	τ _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.97	1.97	0.19	0.70	0.66	2.01	1.50	2.36	2.79	5.61	5.10	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

DC Parameter	Description	Min.	Тур.	Max.	Units
VCCI	Supply Voltage	2.375	2.5	2.625	V
VOL	Output Low Voltage	0.9	1.075	1.25	V
VOH	Output High Voltage	1.25	1.425	1.6	V
IOL ¹	Output Lower Current	0.65	0.91	1.16	mA
IOH ¹	Output High Current	0.65	0.91	1.16	mA
VI	Input Voltage	0		2.925	V
IIH ²	Input High Leakage Current			10	μA
IIL ²	Input Low Leakage Current			10	μA
VODIFF	Differential Output Voltage	250	350	450	mV
VOCM	Output Common-Mode Voltage	1.125	1.25	1.375	V
VICM	Input Common-Mode Voltage	0.05	1.25	2.35	V
VIDIFF ⁴	Input Differential Voltage	100	350		mV

Table 2-147 • Minimum and Maximum DC Input and Output Levels

Notes:

1. IOL/IOH is defined by VODIFF/(resistor network)

2. Currents are measured at 85°C junction temperature.

Table 2-148 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)
1.075	1.325	Cross point

Note: **Measuring point = Vtrip. See Table 2-29 on page 2-28 for a complete table of trip points.*

Timing Characteristics

1.5 V DC Core Voltage

Table 2-149 • LVDS – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

Speed Grade	^t dout	t _{DP}	t _{DIN}	t _{PY}	Units
Std.	0.97	1.67	0.19	1.31	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 and Table 2-7 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-150 • LVDS – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V Applicable to Standard Banks

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
Std.	1.55	2.19	0.25	1.52	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 and Table 2-7 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-162 • Output Enable Register Propagation Delays Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	1.10	ns
tOESUD	Data Setup Time for the Output Enable Register	1.15	ns
t _{OEHD}	Data Hold Time for the Output Enable Register	0.00	ns
tOESUE	Enable Setup Time for the Output Enable Register	1.22	ns
t _{OEHE}	Enable Hold Time for the Output Enable Register	0.00	ns
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	1.65	ns
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	1.65	ns
t _{OEREMCLR}	Asynchronous Clear Removal Time for the Output Enable Register	0.00	ns
t _{OERECCLR}	Asynchronous Clear Recovery Time for the Output Enable Register	0.24	ns
t _{OEREMPRE}	Asynchronous Preset Removal Time for the Output Enable Register	0.00	ns
t _{OERECPRE}	Asynchronous Preset Recovery Time for the Output Enable Register	0.24	ns
t _{OEWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	ns
t _{OEWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.19	ns
t _{OECKMPWH}	Clock Minimum Pulse Width High for the Output Enable Register	0.31	ns
t _{OECKMPWL}	Clock Minimum Pulse Width Low for the Output Enable Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.




Figure 2-26 • Timing Model and Waveforms

Table 2-175 • AGL060 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		Si	Std.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.33	1.55	ns
t _{RCKH}	Input High Delay for Global Clock	1.35	1.62	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.27	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-176 • AGL125 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.36	1.71	ns
t _{RCKH}	Input High Delay for Global Clock	1.39	1.82	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-177 • AGL250 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		Std.	
Parameter	Description	Min. ¹ Max	κ. ² Units
t _{RCKL}	Input Low Delay for Global Clock	1.39 1.7	3 ns
t _{RCKH}	Input High Delay for Global Clock	1.41 1.8	4 ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18	ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15	ns
t _{RCKSW}	Maximum Skew for Global Clock	0.4	3 ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-178 • AGL400 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	Std.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.45	1.79	ns
t _{RCKH}	Input High Delay for Global Clock	1.48	1.91	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-179 • AGL600 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	Std.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.48	1.82	ns
t _{RCKH}	Input High Delay for Global Clock	1.52	1.94	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.42	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

Table 2-180 • AGL1000 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.55	1.89	ns
t _{RCKH}	Input High Delay for Global Clock	1.60	2.02	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.18		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.15		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.42	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-193 • RAM4K9

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{AS}	Address setup time	1.53	ns
t _{AH}	Address hold time	0.29	ns
t _{ENS}	REN WEN setup time	1.50	ns
t _{ENH}	REN, WEN hold time	0.29	ns
t _{BKS}	BLK setup time	3.05	ns
t _{BKH}	BLK hold time	0.29	ns
t _{DS}	Input data (DIN) setup time	1.33	ns
t _{DH}	Input data (DIN) hold time	0.66	ns
t _{CKQ1}	Clock High to new data valid on DOUT (output retained, WMODE = 0)	6.61	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	5.72	ns
t _{CKQ2}	Clock High to new data valid on DOUT (pipelined)	3.38	ns
t _{C2CWWL} 1	Address collision clk-to-clk delay for reliable write after write on same address – Applicable to Closing Edge	0.30	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address – Applicable to Opening Edge	0.89	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address – Applicable to Opening Edge	1.01	ns
t _{RSTBQ}	RESET Low to data out Low on DOUT (flow-through)	3.86	ns
	RESET Low to data out Low on DOUT (pipelined)	3.86	ns
t _{REMRSTB}	RESET removal	1.12	ns
t _{RECRSTB}	RESET recovery	5.93	ns
t _{MPWRSTB}	RESET minimum pulse width	1.18	ns
t _{CYC}	Clock cycle time	10.90	ns
F _{MAX}	Maximum frequency	92	MHz

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-196 • FIFO

Worst Commercial-Case Conditions: $T_J = 70^{\circ}C$, VCC = 1.14 V

Parameter	Description	Std.	Units
t _{ENS}	REN, WEN Setup Time	4.13	ns
t _{ENH}	REN, WEN Hold Time	0.31	ns
t _{BKS}	BLK Setup Time		ns
t _{BKH}	BLK Hold Time	0.00	ns
t _{DS}	Input Data (WD) Setup Time	1.56	ns
t _{DH}	Input Data (WD) Hold Time	0.49	ns
t _{CKQ1}	Clock High to New Data Valid on RD (flow-through)	6.80	ns
t _{CKQ2}	Clock High to New Data Valid on RD (pipelined)	3.62	ns
t _{RCKEF}	RCLK High to Empty Flag Valid	7.23	ns
t _{WCKFF}	WCLK High to Full Flag Valid	6.85	ns
t _{CKAF}	Clock High to Almost Empty/Full Flag Valid	26.61	ns
t _{RSTFG}	RESET Low to Empty/Full Flag Valid	7.12	ns
t _{RSTAF}	RESET Low to Almost Empty/Full Flag Valid	26.33	ns
t _{RSTBQ}	RESET Low to Data Out Low on RD (flow-through)	4.09	ns
	RESET Low to Data Out Low on RD (pipelined)	4.09	ns
t _{REMRSTB}	RESET Removal	1.23	ns
t _{RECRSTB}	RESET Recovery	6.58	ns
t _{MPWRSTB}	RESET Minimum Pulse Width	1.18	ns
t _{CYC}	Clock Cycle Time	10.90	ns
F _{MAX}	Maximum Frequency for FIFO	92	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Microsemi

Package Pin Assignments

QN48				
Pin Number	AGL030 Function			
1	IO82RSB1			
2	GEC0/IO73RSB1			
3	GEA0/IO72RSB1			
4	GEB0/IO71RSB1			
5	GND			
6	VCCIB1			
7	IO68RSB1			
8	IO67RSB1			
9	IO66RSB1			
10	IO65RSB1			
11	IO64RSB1			
12	IO62RSB1			
13	IO61RSB1			
14	FF/IO60RSB1			
15	IO57RSB1			
16	IO55RSB1			
17	IO53RSB1			
18	VCC			
19	VCCIB1			
20	IO46RSB1			
21	IO42RSB1			
22	ТСК			
23	TDI			
24	TMS			
25	VPUMP			
26	TDO			
27	TRST			
28	VJTAG			
29	IO38RSB0			
30	GDB0/IO34RSB0			
31	GDA0/IO33RSB0			
32	GDC0/IO32RSB0			
33	VCCIB0			
34	GND			
35	VCC			
36	IO25RSB0			

	QN48					
Pin Number	AGL030 Function					
37	IO24RSB0					
38	IO22RSB0					
39	IO20RSB0					
40	IO18RSB0					
41	IO16RSB0					
42	IO14RSB0					
43	IO10RSB0					
44	IO08RSB0					
45	IO06RSB0					
46	IO04RSB0					
47	IO02RSB0					
48	IO00RSB0					

Microsemi

IGLOO Low Power Flash FPGAs

Pin Number AGL060 Function Pin Number AGL060 Function 1 GND 37 VCC 73 GBA2//025RSB0 2 GAA2//051RSB1 38 GND 74 VMV0 3 IO52RSB1 39 VCCIB1 75 GNDQ 4 GAB2//023RSB1 40 IO60RSB1 76 GBA1//024RSB0 5 IO99RSB1 41 IO59RSB1 77 GBA0//023RSB0 6 GAC2//094RSB1 42 IO58RSB1 77 GBB0//021RSB0 8 IO92RSB1 44 GD2//056RSB1 80 GBC1//020RSB0 9 GND 45 GDB2//054RSB1 82 IO18RSB0 11 GFB0//08RSB1 47 TCK 83 IO178RSB0 13 GFA0//085RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 16 GFA2//083RSB1 52 VPUMP 88 GND	VQ100			VQ100		VQ100
2 GAA2/IO51RSB1 38 GND 74 VMV0 3 IO52RSB1 39 VCCIB1 75 GNDQ 4 GAB2/IO53RSB1 40 IO60RSB1 76 GBA1/IO24RSB0 5 IO95RSB1 41 IO50RSB1 77 GBA0/IO23RSB0 6 GAC2/IO94RSB1 42 IO58RSB1 78 GBB1/IO22RSB0 7 IO93RSB1 43 IO57RSB1 80 GBC/IO20RSB0 9 GND 45 GD22/IO56RSB1 81 GBC0/IO20RSB0 10 GFB1/IO87RSB1 46 GDA2/IO54RSB1 82 IO18RSB0 11 GFB0/IO86RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO18RSB0 13 GFA0/IO86RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 14 VCCIB1 54 TDO 90 IO10RSB0 <	Pin Number	AGL060 Function	Pin Number	AGL060 Function	Pin Number	AGL060 Function
3 IO52RSB1 39 VCCIB1 75 GNDQ 4 GAB2/IO53RSB1 40 IO60RSB1 76 GBA1/IO24RSB0 5 IO93RSB1 41 IO59RSB1 77 GBA0/IO23RSB0 6 GAC2/IO94RSB1 42 IO58RSB1 78 GBB1/IO22RSB0 7 IO93RSB1 43 IO57RSB1 79 GBB0/IO21RSB0 8 IO92RSB1 44 GDC2/IO56RSB1 80 GBC1/IO2RSB0 9 GND 45 GDB2/IO56RSB1 81 GBC0/IO19RSB0 10 GFB1/IO87RSB1 46 GDA2/IO54RSB1 82 IO13RSB0 11 GFB0/IO86RSB1 47 TCK 83 IO17RSB0 13 GFA0/IO86RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0	1	GND	37	VCC	73	GBA2/IO25RSB0
4 GAB2/IO53RSB1 40 IO60RSB1 76 GBA1/IO24RSB0 5 IO95RSB1 41 IO59RSB1 77 GBA0/IO23RSB0 6 GAC2/IO94RSB1 42 IO58RSB1 78 GBB1/IO22RSB0 7 IO93RSB1 43 IO57RSB1 79 GBB0/IO21RSB0 9 GND 45 GD2/IO56RSB1 81 GBC/IO20RSB0 10 GFB1/IO87RSB1 46 GDA2/IO54RSB1 81 GBC/IO19RSB0 11 GFB0/IO66RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO15RSB0 13 GFA0/IO66RSB1 47 TCK 83 IO17RSB0 14 VCCPLF 50 VMV1 86 IO118RSB0 15 GFA1/IO44RSB1 51 GND 87 VCCIB0 14 VCCPLF 50 VMV1 86 IO118RSB0 14 VCCB1 54 TDO 90 IO108RSB0 </td <td>2</td> <td>GAA2/IO51RSB1</td> <td>38</td> <td>GND</td> <td>74</td> <td>VMV0</td>	2	GAA2/IO51RSB1	38	GND	74	VMV0
5 IO99RSB1 41 IO59RSB1 6 GAC2/IO94RSB1 41 IO59RSB1 77 GBA0/IO23RSB0 7 IO93RSB1 43 IO57RSB1 78 GBB0/IO21RSB0 8 IO92RSB1 44 GDC2/IO56RSB1 80 GBC1/IO20RSB0 9 GND 45 GDB2/IO55RSB1 81 GBC0/IO19RSB0 10 GFB1/IO87RSB1 46 GDA2/IO54RSB1 82 IO18RSB0 11 GFB0/IO86RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO15RSB0 14 VCCPLF 50 VMV1 86 IO117SB0 15 GFA1/IO84RSB1 51 GND 87 VCCIB0 16 GFA2/IO83RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCB1 54 TDO 90 IO1078S80 20 GEE1/IO77RSB1	3	IO52RSB1	39	VCCIB1	75	GNDQ
6 GAC2/IO94RSB1 42 IO58RSB1 78 GBB1/IO22RSB0 7 IO93RSB1 43 IO57RSB1 79 GBB0/IO21RSB0 8 IO92RSB1 44 GDC2/IO56RSB1 80 GBC1/IO20RSB0 9 GND 45 GDB2/IO55RSB1 81 GBC0/IO19RSB0 10 GFB1/IO87RSB1 46 GDA2/IO54RSB1 82 IO18RSB0 11 GFB0/IO86RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO18RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 15 GFA1/IO84RSB1 51 GND 87 VCCIB0 16 GFA2/IO83RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 20 GEB1/IO75RSB1 55 TRST 91 IO098RSB0 <	4	GAB2/IO53RSB1	40	IO60RSB1	76	GBA1/IO24RSB0
7 IO93RSB1 43 IO57RSB1 79 GBB0/IO21RSB0 8 IO92RSB1 44 GDC2/IO56RSB1 80 GBC1/IO20RSB0 9 GND 45 GDB2/IO56RSB1 81 GBC0/IO19RSB0 10 GFB1/IO87RSB1 46 GDA2/IO54RSB1 82 IO18RSB0 11 GFB0/IO86RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO18RSB0 13 GFA0/IO85RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 15 GFA1/IO84RSB1 51 GND 87 VCCIB0 16 GFA2/IO83RSB1 52 VPUMP 88 GND 17 VCC 53 NC 99 VCC 18 VCCB1 54 TDO 90 IO10RSB0 20 GEB1/IO75RSB1 55 TRST 91 IO098RSB0	5	IO95RSB1	41	IO59RSB1	77	GBA0/IO23RSB0
8 IO92RSB1 44 GDC2/IO56RSB1 80 GBC1/IO20RSB0 9 GND 45 GDB2/IO55RSB1 81 GBC0/IO19RSB0 10 GFB1/IO87RSB1 46 GDA2/IO54RSB1 82 IO18RSB0 11 GFB0/IO86RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO15RSB0 13 GFA0/IO85RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 15 GFA1/IO84RSB1 51 GND 87 VCCIB0 16 GFA2/IO83RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 20 GEB1/IO75RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/IO74RSB1 58 GDC0/IO46RSB0 94 GAC0/IO06RSB0	6	GAC2/IO94RSB1	42	IO58RSB1	78	GBB1/IO22RSB0
9 GND 45 GDB2/I055RSB1 81 GBC0/I019RSB0 10 GFB1/I087RSB1 46 GDA2/I054RSB1 82 I018RSB0 11 GFB0/I086RSB1 47 TCK 83 I017RSB0 12 VCOMPLF 48 TDI 84 I015RSB0 13 GFA0/I085RSB1 49 TMS 85 I013RSB0 14 VCCPLF 50 VMV1 86 I011RSB0 15 GFA1/I084RSB1 51 GND 87 VCCIB0 16 GFA2/I083RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 I010RSB0 20 GEB1/I075RSB1 56 VJTAG 92 I008RSB0 21 GEB0/I074RSB1 57 GDA1/I049RSB0 93 GAC1/I007RSB0 23 GEA0/I072RSB1 59 GDC1/I046RSB0 94 GAC0/I000RSB0 <td>7</td> <td>IO93RSB1</td> <td>43</td> <td>IO57RSB1</td> <td>79</td> <td>GBB0/IO21RSB0</td>	7	IO93RSB1	43	IO57RSB1	79	GBB0/IO21RSB0
10 GFB1/I087RSB1 46 GDA2/IO54RSB1 82 IO18RSB0 11 GFB0/I086RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO18RSB0 13 GFA0/I085RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 16 GFA2/I083RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 20 GEB1/I075RSB1 55 TRST 91 IO09RSB0 21 GEB0/I074RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 22 GEA1/I073RSB1 59 GDC1/IO45RSB0 94 GAC0/IO06RSB0 23 GEA0/IO72RSB1 62 GCA0/IO48RSB0 95 GAB1/IO03RSB0 24 VMV1 60 GCC2/IO43RSB0 98 GAA0/IO0	8	IO92RSB1	44	GDC2/IO56RSB1	80	GBC1/IO20RSB0
11 GFB0/I086RSB1 47 TCK 83 IO17RSB0 12 VCOMPLF 48 TDI 84 IO15RSB0 13 GFA0/I085RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 16 GFA2/I083RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 20 GEB1/I075RSB1 55 TRST 91 IO09RSB0 21 GEB0/I074RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 23 GEA0/I072RSB1 59 GDC1/IO45RSB0 94 GAC0/IO06RSB0 24 VMV1 60 GCC2/I043RSB0 95 GAA1/IO03RSB0 24 GEC2/IO70RSB1 63 GCA1/IO39RSB0 98 GAA0/IO02RSB0 25 GNDQ 61 GCC2/IO43RSB0 98 GAA0/IO02RSB	9	GND	45	GDB2/IO55RSB1	81	GBC0/IO19RSB0
12 VCOMPLF 48 TDI 84 IO15RSB0 13 GFA0/IO85RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 15 GFA1/IO84RSB1 51 GND 87 VCCIB0 16 GFA2/IO83RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 20 GEB1/IO77RSB1 55 TRST 91 IO09RSB0 21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 94 GAC0/IO06RSB0 24 VMV1 60 GC2/IO43RSB0 95 GAB1/IO05RSB0 24 VMV1 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 25 GNDQ 61 GC2/IO43RSB0 98 GAA0/IO02RSB0 </td <td>10</td> <td>GFB1/IO87RSB1</td> <td>46</td> <td>GDA2/IO54RSB1</td> <td>82</td> <td>IO18RSB0</td>	10	GFB1/IO87RSB1	46	GDA2/IO54RSB1	82	IO18RSB0
13 GFA0/IO85RSB1 49 TMS 85 IO13RSB0 14 VCCPLF 50 VMV1 86 IO11RSB0 15 GFA1/IO84RSB1 51 GND 87 VCCIB0 16 GFA2/IO83RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 20 GEB1/IO77RSB1 55 TRST 91 IO09RSB0 21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 94 GAC0/IO6RSB0 24 VMV1 60 GCC2/IO43RSB0 95 GAB1/IO05RSB0 24 VMV1 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 25 GNDQ 61 GCC2/IO43RSB0 98 GAA0/IO02RSB0 25 GEA2/IO71RSB1 63 GCA/I/IO39RSB0 99 IO	11	GFB0/IO86RSB1	47	ТСК	83	IO17RSB0
14 VCCPLF 50 VMV1 86 IO11RSB0 15 GFA1/I084RSB1 51 GND 87 VCCIB0 16 GFA2/I083RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 19 GEC1/IO77RSB1 55 TRST 91 IO09RSB0 20 GEB1/IO75RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 94 GAC0/IO06RSB0 24 VMV1 60 GCC2/IO43RSB0 95 GAB1/IO03RSB0 24 VMV1 60 GCC2/IO43RSB0 97 GAA1/IO3RSB0 25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 29 IO68RSB1 64 GCC0/IO36RSB0 98 GAA0/I	12	VCOMPLF	48	TDI	84	IO15RSB0
15 GFA1/I/084RSB1 51 GND 87 VCCIB0 16 GFA2/I083RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 19 GEC1/I077RSB1 55 TRST 91 IO09RSB0 20 GEB1/I075RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/I074RSB1 57 GDA1/IO49RSB0 93 GAC1/I007RSB0 23 GEA0/I072RSB1 58 GDC0/I046RSB0 94 GAC0/IO6RSB0 24 VMV1 60 GCC2/I043RSB0 95 GAB1/I005RSB0 26 GEA2/IO71RSB1 63 GCA1/I039RSB0 98 GAA0/I002RSB0 29 I068RSB1 64 GCC0/I036RSB0 98 99 IO01RSB0 30 I067RSB1 66 VCCIB0 100 IO00RSB0 100 IO00RSB0 31 IO668RSB1	13	GFA0/IO85RSB1	49	TMS	85	IO13RSB0
16 GFA2/I083RSB1 52 VPUMP 88 GND 17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 19 GEC1/IO77RSB1 55 TRST 91 IO09RSB0 20 GEB1/IO75RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 22 GEA1/IO73RSB1 58 GDC0/IO46RSB0 94 GAC0/IO06RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 95 GAB1/IO05RSB0 24 VMV1 60 GCC2/IO43RSB0 95 GAA1/IO03RSB0 25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 25 GNDQ 61 GCC2/IO43RSB0 98 GAA0/IO02RSB0 26 GEA2/IO71RSB1 63 GCA1/IO39RSB0 99 IO01RSB0 30 IO66RSB1 65 GCC1/IO35RSB0	14	VCCPLF	50	VMV1	86	IO11RSB0
17 VCC 53 NC 89 VCC 18 VCCIB1 54 TDO 90 IO10RSB0 19 GEC1/IO77RSB1 55 TRST 91 IO09RSB0 20 GEB1/IO75RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 22 GEA1/IO73RSB1 58 GDC0/IO46RSB0 94 GAC0/IO06RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 95 GAB1/IO03RSB0 24 VMV1 60 GCC2/IO43RSB0 96 GAB0/IO04RSB0 25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 26 GEA2/IO71RSB1 63 GCA1/IO39RSB0 98 GAA0/IO02RSB0 29 IO68RSB1 65 GCC1/IO35RSB0 100 IO00RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO668RSB1 67 GND	15	GFA1/IO84RSB1	51	GND	87	VCCIB0
18 VCCIB1 54 TDO 90 IO10RSB0 19 GEC1/IO77RSB1 55 TRST 91 IO09RSB0 20 GEB1/IO75RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 22 GEA1/IO73RSB1 58 GDC0/IO46RSB0 94 GAC0/IO06RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 95 GAB1/IO05RSB0 24 VMV1 60 GCC2/IO43RSB0 96 GAB0/IO04RSB0 25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO00RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 100 IO00RSB0 32 IO65RSB1 68 <td< td=""><td>16</td><td>GFA2/IO83RSB1</td><td>52</td><td>VPUMP</td><td>88</td><td>GND</td></td<>	16	GFA2/IO83RSB1	52	VPUMP	88	GND
19 GEC1/IO77RSB1 55 TRST 91 IO09RSB0 20 GEB1/IO75RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 22 GEA1/IO73RSB1 58 GDC0/IO46RSB0 94 GAC0/IO06RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 95 GAB1/IO05RSB0 24 VMV1 60 GCC2/IO43RSB0 96 GAB0/IO04RSB0 25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 27 FF/GEB2/IO70RSB1 63 GCC1/IO38RSB0 99 IO01RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO000RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 33 IO64RSB1 69 IO31RSB0 100 <	17	VCC	53	NC	89	VCC
20 GEB1/I075RSB1 56 VJTAG 92 IO08RSB0 21 GEB0/I074RSB1 57 GDA1/I049RSB0 93 GAC1/I007RSB0 22 GEA1/I073RSB1 58 GDC0/I046RSB0 94 GAC0/I006RSB0 23 GEA0/I072RSB1 59 GDC1/I045RSB0 95 GAB1/I005RSB0 24 VMV1 60 GCC2/I043RSB0 96 GAB0/I004RSB0 25 GNDQ 61 GCB2/I042RSB0 97 GAA1/I003RSB0 26 GEA2/I071RSB1 62 GCA0/I040RSB0 98 GAA0/I002RSB0 27 FF/GEB2/I070RSB1 63 GCA1/I039RSB0 99 IO01RSB0 28 GEC2/I069RSB1 64 GCC0/I036RSB0 100 IO00RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 100 IO00RSB0 32 IO65RSB1 68 VCC 33 IO64RSB1 69 IO31RSB0 34 <td>18</td> <td>VCCIB1</td> <td>54</td> <td>TDO</td> <td>90</td> <td>IO10RSB0</td>	18	VCCIB1	54	TDO	90	IO10RSB0
21 GEB0/IO74RSB1 57 GDA1/IO49RSB0 93 GAC1/IO07RSB0 22 GEA1/IO73RSB1 58 GDC0/IO46RSB0 94 GAC0/IO06RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 95 GAB1/IO05RSB0 24 VMV1 60 GCC2/IO43RSB0 96 GAB0/IO04RSB0 25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 99 IO01RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 32 IO65RSB1 68 VCC 33 IO64RSB1 69 IO31RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0 GAC1/IO27RSB0 GAC1/IO27RSB0	19	GEC1/IO77RSB1	55	TRST	91	IO09RSB0
22 GEA1/IO73RSB1 58 GDC0/IO46RSB0 94 GAC0/IO06RSB0 23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 95 GAB1/IO05RSB0 24 VMV1 60 GCC2/IO43RSB0 96 GAB0/IO04RSB0 25 GNDQ 61 GCB2/IO42RSB0 96 GAB0/IO04RSB0 26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 27 FF/GEB2/IO70RSB1 63 GCC1/IO39RSB0 99 IO01RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO000RSB0 30 IO66RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 33 IO64RSB1 69 IO31RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0	20	GEB1/IO75RSB1	56	VJTAG	92	IO08RSB0
23 GEA0/IO72RSB1 59 GDC1/IO45RSB0 95 GAB1/IO05RSB0 24 VMV1 60 GCC2/IO43RSB0 96 GAB0/IO04RSB0 25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 27 FF/GEB2/IO70RSB1 63 GCC1/IO39RSB0 99 IO01RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO000RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 68 VCC 33 IO64RSB1 69 IO31RSB0 71 GBB2/IO27RSB0 35 IO62RSB1 71 GBB2/IO27RSB0 71 GBB2/IO27RSB0	21	GEB0/IO74RSB1	57	GDA1/IO49RSB0	93	GAC1/IO07RSB0
24 VMV1 60 GCC2/IO43RSB0 96 GAB0/IO04RSB0 25 GNDQ 61 GCB2/IO43RSB0 97 GAA1/IO03RSB0 26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 27 FF/GEB2/IO70RSB1 63 GCA1/IO39RSB0 99 IO01RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 99 IO01RSB0 29 IO68RSB1 65 GCC1/IO35RSB0 100 IO00RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 5 SCC1/IO35RSB0 33 IO64RSB1 69 IO31RSB0 5 SC 34 IO63RSB1 70 GBC2/IO29RSB0 5 SC 35 IO62RSB1 71 GBB2/IO27RSB0 S S	22	GEA1/IO73RSB1	58	GDC0/IO46RSB0	94	GAC0/IO06RSB0
25 GNDQ 61 GCB2/IO42RSB0 97 GAA1/IO03RSB0 26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 27 FF/GEB2/IO70RSB1 63 GCA1/IO39RSB0 99 IO01RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO00RSB0 29 IO68RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 68 VCC 33 IO64RSB1 69 IO31RSB0 VCC 34 IO63RSB1 70 GB22/IO27RSB0 VC1 35 IO62RSB1 71 GBB2/IO27RSB0 VC1	23	GEA0/IO72RSB1	59	GDC1/IO45RSB0	95	GAB1/IO05RSB0
26 GEA2/IO71RSB1 62 GCA0/IO40RSB0 98 GAA0/IO02RSB0 27 FF/GEB2/IO70RSB1 63 GCA1/IO39RSB0 99 IO01RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO00RSB0 29 IO68RSB1 65 GCC1/IO35RSB0 100 IO00RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 53 IO64RSB1 66 VCC 33 IO64RSB1 69 IO31RSB0 54 54 54 54 54 54 54 54 54 54 54 55 55 56	24	VMV1	60	GCC2/IO43RSB0	96	GAB0/IO04RSB0
27 FF/GEB2/IO70RSB1 63 GCA1/IO39RSB0 99 IO01RSB0 28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO00RSB0 29 IO68RSB1 65 GCC1/IO35RSB0 100 IO00RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 100 IO00RSB0 32 IO65RSB1 68 VCC 100 IO00RSB0 33 IO64RSB1 69 IO31RSB0 104 IO403RSB1 34 IO63RSB1 70 GBB2/IO27RSB0 IO4 IO403RSB1 35 IO62RSB1 71 GBB2/IO27RSB0 IO4	25	GNDQ	61	GCB2/IO42RSB0	97	GAA1/IO03RSB0
28 GEC2/IO69RSB1 64 GCC0/IO36RSB0 100 IO00RSB0 29 IO68RSB1 65 GCC1/IO35RSB0 100 IO00RSB0 30 IO67RSB1 66 VCCIB0 100 IO00RSB0 31 IO66RSB1 67 GND 68 VCC 33 IO65RSB1 68 VCC 1031RSB0 100 IO00RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 100 IO62RSB1 71 GBB2/IO27RSB0	26	GEA2/IO71RSB1	62	GCA0/IO40RSB0	98	GAA0/IO02RSB0
29 IO68RSB1 65 GCC1/IO35RSB0 30 IO67RSB1 66 VCCIB0 31 IO66RSB1 67 GND 32 IO65RSB1 68 VCC 33 IO64RSB1 69 IO31RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0	27	FF/GEB2/IO70RSB1	63	GCA1/IO39RSB0	99	IO01RSB0
30 IO67RSB1 66 VCCIB0 31 IO66RSB1 67 GND 32 IO65RSB1 68 VCC 33 IO64RSB1 69 IO31RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0	28	GEC2/IO69RSB1	64	GCC0/IO36RSB0	100	IO00RSB0
31 IO66RSB1 67 GND 32 IO65RSB1 68 VCC 33 IO64RSB1 69 IO31RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0	29	IO68RSB1	65	GCC1/IO35RSB0		
32 IO65RSB1 68 VCC 33 IO64RSB1 69 IO31RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0	30	IO67RSB1	66	VCCIB0		
33 IO64RSB1 69 IO31RSB0 34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0	31	IO66RSB1	67	GND		
34 IO63RSB1 70 GBC2/IO29RSB0 35 IO62RSB1 71 GBB2/IO27RSB0	32	IO65RSB1	68	VCC		
35 IO62RSB1 71 GBB2/IO27RSB0	33	IO64RSB1	69	IO31RSB0		
	34	IO63RSB1	70	GBC2/IO29RSB0		
36 IO61RSB1 72 IO26RSB0	35	IO62RSB1	71	GBB2/IO27RSB0		
	36	IO61RSB1	72	IO26RSB0		



Package Pin Assignments

FG256	
Pin Number	AGL1000 Function
R5	IO168RSB2
R6	IO163RSB2
R7	IO157RSB2
R8	IO149RSB2
R9	IO143RSB2
R10	IO138RSB2
R11	IO131RSB2
R12	IO125RSB2
R13	GDB2/IO115RSB2
R14	TDI
R15	GNDQ
R16	TDO
T1	GND
T2	IO183RSB2
Т3	FF/GEB2/IO186RSB2
T4	IO172RSB2
T5	IO170RSB2
Т6	IO164RSB2
T7	IO158RSB2
Т8	IO153RSB2
Т9	IO142RSB2
T10	IO135RSB2
T11	IO130RSB2
T12	GDC2/IO116RSB2
T13	IO120RSB2
T14	GDA2/IO114RSB2
T15	TMS
T16	GND



Package Pin Assignments

FG484		
Pin Number	AGL400 Function	
B7	NC	
B8	NC	
B9	NC	
B10	NC	
B11	NC	
B12	NC	
B13	NC	
B14	NC	
B15	NC	
B16	NC	
B17	NC	
B18	NC	
B19	NC	
B20	NC	
B21	VCCIB1	
B22	GND	
C1	VCCIB3	
C2	NC	
C3	NC	
C4	NC	
C5	GND	
C6	NC	
C7	NC	
C8	VCC	
C9	VCC	
C10	NC	
C11	NC	
C12	NC	
C13	NC	
C14	VCC	
C15	VCC	
C16	NC	
C17	NC	
C18	GND	
C19	NC	
C20	NC	

FG484	
Pin Number	AGL400 Function
G5	IO151UDB3
G6	GAC2/IO153UDB3
G7	IO06RSB0
G8	GNDQ
G9	IO10RSB0
G10	IO19RSB0
G11	IO26RSB0
G12	IO30RSB0
G13	IO40RSB0
G14	IO46RSB0
G15	GNDQ
G16	IO47RSB0
G17	GBB2/IO61PPB1
G18	IO53RSB0
G19	IO63NDB1
G20	NC
G21	NC
G22	NC
H1	NC
H2	NC
H3	VCC
H4	IO150PDB3
H5	IO08RSB0
H6	IO153VDB3
H7	IO152VDB3
H8	VMV0
H9	VCCIB0
H10	VCCIB0
H11	IO25RSB0
H12	IO31RSB0
H13	VCCIB0
H14	VCCIB0
H15	VMV1
H16	GBC2/IO62PDB1
H17	IO65RSB1
H18	IO52RSB0

FG484	
Pin Number	AGL600 Function
R9	VCCIB2
R10	VCCIB2
R11	IO117RSB2
R12	IO110RSB2
R13	VCCIB2
R14	VCCIB2
R15	VMV2
R16	IO94RSB2
R17	GDB1/IO87PPB1
R18	GDC1/IO86PDB1
R19	IO84NDB1
R20	VCC
R21	IO81NDB1
R22	IO82PDB1
T1	IO152PDB3
T2	IO152NDB3
Т3	NC
T4	IO150NDB3
T5	IO147PPB3
Т6	GEC1/IO146PPB3
T7	IO140RSB2
Т8	GNDQ
Т9	GEA2/IO143RSB2
T10	IO126RSB2
T11	IO120RSB2
T12	IO108RSB2
T13	IO103RSB2
T14	IO99RSB2
T15	GNDQ
T16	IO92RSB2
T17	VJTAG
T18	GDC0/IO86NDB1
T19	GDA1/IO88PDB1
T20	NC
T21	IO83PDB1
T22	IO82NDB1

FG484	
Pin Number	AGL1000 Function
A1	GND
A2	GND
A3	VCCIB0
A4	IO07RSB0
A5	IO09RSB0
A6	IO13RSB0
A7	IO18RSB0
A8	IO20RSB0
A9	IO26RSB0
A10	IO32RSB0
A11	IO40RSB0
A12	IO41RSB0
A13	IO53RSB0
A14	IO59RSB0
A15	IO64RSB0
A16	IO65RSB0
A17	IO67RSB0
A18	IO69RSB0
A19	NC
A20	VCCIB0
A21	GND
A22	GND
AA1	GND
AA2	VCCIB3
AA3	NC
AA4	IO181RSB2
AA5	IO178RSB2
AA6	IO175RSB2
AA7	IO169RSB2
AA8	IO166RSB2
AA9	IO160RSB2
AA10	IO152RSB2
AA11	IO146RSB2
AA12	IO139RSB2
AA13	IO133RSB2
AA14	NC

FG484	
Pin Number	AGL1000 Function
H19	IO87PDB1
H20	VCC
H21	NC
H22	NC
J1	IO212NDB3
J2	IO212PDB3
J3	NC
J4	IO217NDB3
J5	IO218NDB3
J6	IO216PDB3
J7	IO216NDB3
J8	VCCIB3
J9	GND
J10	VCC
J11	VCC
J12	VCC
J13	VCC
J14	GND
J15	VCCIB1
J16	IO83NPB1
J17	IO86NPB1
J18	IO90PPB1
J19	IO87NDB1
J20	NC
J21	IO89PDB1
J22	IO89NDB1
K1	IO211PDB3
K2	IO211NDB3
K3	NC
K4	IO210PPB3
K5	IO213NDB3
K6	IO213PDB3
K7	GFC1/IO209PPB3
K8	VCCIB3
K9	VCC
K10	GND