

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XFI

Product Status	Active
Number of LABs/CLBs	- ·
Number of Logic Elements/Cells	13824
Total RAM Bits	110592
Number of I/O	177
Number of Gates	600000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-LBGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m1agl600v5-fg256

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

field upgrades with confidence that valuable intellectual property cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The IGLOO family device architecture mitigates the need for ASIC migration at higher user volumes. This makes the IGLOO family a cost-effective ASIC replacement solution, especially for applications in the consumer, networking/communications, computing, and avionics markets.

Firm-Error Immunity

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of IGLOO flash-based FPGAs. Once it is programmed, the flash cell configuration element of IGLOO FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

Advanced Flash Technology

The IGLOO family offers many benefits, including nonvolatility and reprogrammability, through an advanced flashbased, 130-nm LVCMOS process with seven layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

IGLOO family FPGAs utilize design and process techniques to minimize power consumption in all modes of operation.

Advanced Architecture

The proprietary IGLOO architecture provides granularity comparable to standard-cell ASICs. The IGLOO device consists of five distinct and programmable architectural features (Figure 1-1 on page 1-4 and Figure 1-2 on page 1-4):

- Flash*Freeze technology
- FPGA VersaTiles
- Dedicated FlashROM
- Dedicated SRAM/FIFO memory[†]
- Extensive CCCs and PLLs[†]
- Advanced I/O structure

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the IGLOO core tile as either a three-input lookup table (LUT) equivalent or a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the ProASIC[®] family of third-generation-architecture flash FPGAs.

[†] The AGL015 and AGL030 do not support PLL or SRAM.

User Nonvolatile FlashROM

IGLOO devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard IGLOO IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the AGL015 and AGL030 devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The Microsemi development software solutions, Libero[®] System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and FIFO

IGLOO devices (except the AGL015 and AGL030 devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in the AGL015 and AGL030 devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

IGLOO devices provide designers with very flexible clock conditioning circuit (CCC) capabilities. Each member of the IGLOO family contains six CCCs. One CCC (center west side) has a PLL. The AGL015 and AGL030 do not have a PLL.

The six CCC blocks are located at the four corners and the centers of the east and west sides. One CCC (center west side) has a PLL.

All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

Power per I/O Pin

	VCCI (V)	Static Power PDC6 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
Single-Ended			
3.3 V LVTTL / 3.3 V LVCMOS	3.3	_	16.27
3.3 V LVCMOS Wide Range ³	3.3	-	16.27
2.5 V LVCMOS	2.5	-	4.65
1.8 V LVCMOS	1.8	-	1.61
1.5 V LVCMOS (JESD8-11)	1.5	-	0.96
1.2 V LVCMOS ⁴	1.2	-	0.58
1.2 V LVCMOS Wide Range ⁴	1.2	-	0.58
3.3 V PCI	3.3	-	17.67
3.3 V PCI-X	3.3	-	17.67
Differential			
LVDS	2.5	2.26	23.39
LVPECL	3.3	5.72	59.05

Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings Applicable to Advanced I/O Banks

Notes:

1. P_{DC6} is the static power (where applicable) measured on VCCI.

2. P_{AC9} is the total dynamic power measured on VCCI.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

4. Applicable for IGLOO V2 devices only

Table 2-14 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings Applicable to Standard Plus I/O Banks

	VCCI (V)	Static Power PDC6 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
Single-Ended			
3.3 V LVTTL / 3.3 V LVCMOS	3.3	-	16.41
3.3 V LVCMOS Wide Range ³	3.3	-	16.41
2.5 V LVCMOS	2.5	-	4.75
1.8 V LVCMOS	1.8	-	1.66
1.5 V LVCMOS (JESD8-11)	1.5	-	1.00
1.2 V LVCMOS ⁴	1.2	-	0.61
1.2 V LVCMOS Wide Range ⁴	1.2	-	0.61
3.3 V PCI	3.3	-	17.78
3.3 V PCI-X	3.3	_	17.78

Notes:

1. PDC6 is the static power (where applicable) measured on VCCI.

2. PAC9 is the total dynamic power measured on VCCI.

3. Applicable for IGLOO V2 devices only.

4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Power Consumption of Various Internal Resources

 Table 2-19 • Different Components Contributing to Dynamic Power Consumption in IGLOO Devices

 For IGLOO V2 or V5 Devices, 1.5 V DC Core Supply Voltage

				Devic	e Specific (μW/l		ower		
Parameter	Definition	AGL1000	AGL600	AGL400	AGL250	AGL125	AGL060	AGL030	AGL015
PAC1	Clock contribution of a Global Rib	7.778	6.221	6.082	4.460	4.446	2.736	0.000	0.000
PAC2	Clock contribution of a Global Spine	4.334	3.512	2.759	2.718	1.753	1.971	3.483	3.483
PAC3	Clock contribution of a VersaTile row	1.379	1.445	1.377	1.483	1.467	1.503	1.472	1.472
PAC4	Clock contribution of a VersaTile used as a sequential module	0.151	0.149	0.151	0.149	0.149	0.151	0.146	0.146
PAC5	First contribution of a VersaTile used as a sequential module	0.057							
PAC6	Second contribution of a VersaTile used as a sequential module	0.207							
PAC7	Contribution of a VersaTile used as a combinatorial module	0.276	0.262	0.279	0.277	0.280	0.300	0.281	0.273
PAC8	Average contribution of a routing net	1.161	1.147	1.193	1.273	1.076	1.088	1.134	1.153
PAC9	Contribution of an I/O input pin (standard-dependent)		See Table	2-13 on pa	age 2-10 th	rough Table	e 2-15 on p	age 2-11.	
PAC10	Contribution of an I/O output pin (standard-dependent)	See Table 2-16 on page 2-11 through Table 2-18 on page 2-12.							
PAC11	Average contribution of a RAM block during a read operation	25.00							
PAC12	Average contribution of a RAM block during a write operation				30.	00			
PAC13	Dynamic PLL contribution				2.7	70			

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

Table 2-22 • Different Components Contributing to the Static Power Consumption in IGLOO Device For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage

			Device Specific Static Power (mW)							
Parameter	Definition	AGL1000	AGL600	AGL400	AGL250	AGL125	AGL060	AGL030	AGL015	
PDC1	Array static power in Active mode		See Table 2-12 on page 2-9.							
PDC2	Array static power in Static (Idle) mode		See Table 2-11 on page 2-8.							
PDC3	Array static power in Flash*Freeze mode		See Table 2-9 on page 2-7.							
PDC4	Static PLL contribution				0.9	90				
PDC5	Bank quiescent power (VCCI-Dependent)		See Table 2-12 on page 2-9.							
PDC6	I/O input pin static power (standard-dependent)		See Table 2-13 on page 2-10 through Table 2-15 on page 2-11.							
PDC7	I/O output pin static power (standard-dependent)		See Table 2-16 on page 2-11 through Table 2-18 on page 2-12.							

Note: For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or SmartPower tool in Libero SoC.

DC Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
VCCI	Supply Voltage	3	.0	3	.3	3	.6	V
VOL	Output Low Voltage	0.96	1.27	1.06	1.43	1.30	1.57	V
VOH	Output High Voltage	1.8	2.11	1.92	2.28	2.13	2.41	V
VIL, VIH	Input Low, Input High Voltages	0	3.6	0	3.6	0	3.6	V
V _{ODIFF}	Differential Output Voltage	0.625	0.97	0.625	0.97	0.625	0.97	V
V _{OCM}	Output Common-Mode Voltage	1.762	1.98	1.762	1.98	1.762	1.98	V
V _{ICM}	Input Common-Mode Voltage	1.01	2.57	1.01	2.57	1.01	2.57	V
V _{IDIFF}	Input Differential Voltage	300		300		300		mV

Table 2-151 • Minimum and Maximum DC Input and Output Levels

Table 2-152 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)
1.64	1.94	Cross point

Note: *Measuring point = Vtrip. See Table 2-28 on page 2-104 for a complete table of trip points.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-153 • LVPECL – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Standard Banks

Speed Grade	^t dout	t _{DP}	t _{DIN}	t _{PY}	Units
Std.	0.97	1.67	0.19	1.16	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

1.2 V DC Core Voltage

Table 2-154 • LVPECL – Applies to 1.2 V DC Core Voltage

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Applicable to Standard Banks
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
Std.	1.55	2.24	0.25	1.37	ns


Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

IGLOO Low Power Flash FPGAs

	CS121		CS121		CS121
Pin Number	AGL060 Function	Pin Number	AGL060 Function	Pin Number	AGL060 Function
A1	GNDQ	D4	IO10RSB0	G7	VCC
A2	IO01RSB0	D5	IO11RSB0	G8	GDC0/IO46RSB0
A3	GAA1/IO03RSB0	D6	IO18RSB0	G9	GDA1/IO49RSB0
A4	GAC1/IO07RSB0	D7	IO32RSB0	G10	GDB0/IO48RSB0
A5	IO15RSB0	D8	IO31RSB0	G11	GCA0/IO40RSB0
A6	IO13RSB0	D9	GCA2/IO41RSB0	H1	IO75RSB1
A7	IO17RSB0	D10	IO30RSB0	H2	IO76RSB1
A8	GBB1/IO22RSB0	D11	IO33RSB0	H3	GFC2/IO78RSB1
A9	GBA1/IO24RSB0	E1	IO87RSB1	H4	GFA2/IO80RSB1
A10	GNDQ	E2	GFC0/IO85RSB1	H5	IO77RSB1
A11	VMV0	E3	IO92RSB1	H6	GEC2/IO66RSB1
B1	GAA2/IO95RSB1	E4	IO94RSB1	H7	IO54RSB1
B2	IO00RSB0	E5	VCC	H8	GDC2/IO53RSB1
B3	GAA0/IO02RSB0	E6	VCCIB0	H9	VJTAG
B4	GAC0/IO06RSB0	E7	GND	H10	TRST
B5	IO08RSB0	E8	GCC0/IO36RSB0	H11	IO44RSB0
B6	IO12RSB0	E9	IO34RSB0	J1	GEC1/IO74RSB1
B7	IO16RSB0	E10	GCB1/IO37RSB0	J2	GEC0/IO73RSB1
B8	GBC1/IO20RSB0	E11	GCC1/IO35RSB0	J3	GEB1/IO72RSB1
B9	GBB0/IO21RSB0	F1*	VCOMPLF	J4	GEA0/IO69RSB1
B10	GBB2/IO27RSB0	F2	GFB0/IO83RSB1	J5	FF/GEB2/IO67RSB
B11	GBA2/IO25RSB0	F3	GFA0/IO82RSB1	J6	IO62RSB1
C1	IO89RSB1	F4	GFC1/IO86RSB1	J7	GDA2/IO51RSB1
C2	GAC2/IO91RSB1	F5	VCCIB1	J8	GDB2/IO52RSB1
C3	GAB1/IO05RSB0	F6	VCC	J9	TDI
C4	GAB0/IO04RSB0	F7	VCCIB0	J10	TDO
C5	IO09RSB0	F8	GCB2/IO42RSB0	J11	GDC1/IO45RSB0
C6	IO14RSB0	F9	GCC2/IO43RSB0	K1	GEB0/IO71RSB1
C7	GBA0/IO23RSB0	F10	GCB0/IO38RSB0	K2	GEA1/IO70RSB1
C8	GBC0/IO19RSB0	F11	GCA1/IO39RSB0	K3	GEA2/IO68RSB1
C9	IO26RSB0	G1*	VCCPLF	K4	IO64RSB1
C10	IO28RSB0	G2	GFB2/IO79RSB1	K5	IO60RSB1
C11	GBC2/IO29RSB0	G3	GFA1/IO81RSB1	K6	IO59RSB1
D1	IO88RSB1	G4	GFB1/IO84RSB1	K7	IO56RSB1
D2	IO90RSB1	G5	GND	K8	ТСК
D3	GAB2/IO93RSB1	G6	VCCIB1	К9	TMS

Note: *Pin numbers F1 and G1 must be connected to ground because a PLL is not supported for AGL060-CS/G121.





Note: This is the bottom view of the package.

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.


IGLOO Low Power Flash FPGAs

	CS196		CS196
Pin Number	AGL400 Function	Pin Number	AGL400 Function
H10	GCC1/IO67PDB1	L4	IO138NPB3
H11	GCB0/IO68NDB1	L5	IO122RSB2
H12	GCA1/IO69PDB1	L6	IO128RSB2
H13	IO70NDB1	L7	IO101RSB2
H14	GCA2/IO70PDB1	L8	IO88RSB2
J1	GFC2/IO142PDB3	L9	IO86RSB2
J2	IO141PPB3	L10	IO94RSB2
J3	IO143NPB3	L11	VPUMP
J4	IO140PDB3	L12	VJTAG
J5	IO140NDB3	L13	GDA0/IO79VPB1
J6	IO109RSB2	L14	GDB0/IO78VDB1
J7	VCC	M1	GEB0/IO136NDB3
J8	VCC	M2	GEA1/IO135PPB3
J9	IO84RSB2	M3	GNDQ
J10	IO75PDB1	M4	VCCIB2
J11	GCB2/IO71PDB1	M5	IO120RSB2
J12	IO71NDB1	M6	IO119RSB2
J13	GDC1/IO77UDB1	M7	IO112RSB2
J14	GDC0/IO77VDB1	M8	VCCIB2
K1	IO142NDB3	M9	IO89RSB2
K2	GND	M10	GDB2/IO81RSB2
K3	IO141NPB3	M11	VCCIB2
K4	VCCIB3	M12	VMV2
K5	IO138PPB3	M12	VMV2
K6	IO125RSB2	M13	TRST
K7	IO110RSB2	M14	VCCIB1
K8	IO98RSB2	N1	GEA0/IO135NPB3
K9	IO104RSB2	N2	VMV3
K10	IO75NDB1	N3	GEC2/IO132RSB2
K11	VCCIB1	N4	IO130RSB2
K12	GDA1/IO79UPB1	N5	GND
K13	GND	N6	IO117RSB2
K14	GDB1/IO78UDB1	N7	IO106RSB2
L1	GEB1/IO136PDB3	N8	IO100RSB2
L2	GEC1/IO137PDB3	N9	IO92RSB2
L3	GEC0/IO137NDB3	N10	GND

CS196						
Pin Number	AGL400 Function					
N11	ТСК					
N12	TDI					
N13	GNDQ					
N14	TDO					
P1	GND					
P2	GEA2/IO134RSB2					
P3	FF/GEB2/IO133RSB 2					
P4	IO123RSB2					
P5	IO116RSB2					
P6	IO114RSB2					
P7	IO107RSB2					
P8	IO103RSB2					
P9	IO95RSB2					
P10	IO91RSB2					
P11	GDC2/IO82RSB2					
P12	GDA2/IO80RSB2					
P13	TMS					
P14	GND					

Package Pin Assignments

CS281



Note: This is the bottom view of the package.

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

CS281) [CS281	
Pin Number AGL600 Function		Pin Number AGL600 Functio		
R15	IO94RSB2	V10	IO112RSB2	
R15	GDA1/IO88PPB1	V10 V11	IO112R3B2	
R10	GDB0/IO87NPB1	V11 V12		
_			IO108RSB2	
R19	GDC0/IO86NPB1	V13	IO102RSB2	
T1	IO148PPB3	V14	GND	
T2	GEC0/IO146NPB3	V15	IO93RSB2	
T4	GEB0/IO145NPB3	V16	GDA2/IO89RSB2	
T5	IO132RSB2	V17	TDI	
T6	IO136RSB2	V18	VCCIB2	
T7	IO130RSB2	V19	TDO	
T8	IO126RSB2	W1	GND	
Т9	IO120RSB2	W2	FF/GEB2/IO142RSE	
T10	GND	W3	IO139RSB2	
T11	IO113RSB2	W4	IO137RSB2	
T12	IO104RSB2	W5	IO134RSB2	
T13	IO101RSB2	W6	IO133RSB2	
T14	IO98RSB2	W7	IO128RSB2	
T15	GDC2/IO91RSB2	W8	IO124RSB2	
T16	TMS	W9	IO119RSB2	
T18	VJTAG	W10	VCCIB2	
T19	GDB1/IO87PPB1	W11	IO109RSB2	
U1	IO147PDB3	W12	IO107RSB2	
U2	GEA1/IO144PPB3	W13	IO105RSB2	
U6	IO131RSB2	W14	IO100RSB2	
U14	IO99RSB2	W15	IO96RSB2	
U18	TRST	W16	IO92RSB2	
U19	GDA0/IO88NPB1	W17	GDB2/IO90RSB2	
V1	IO147NDB3	W18	ТСК	
V2	VCCIB3	W19	GND	
V3	GEC2/IO141RSB2		L	
V4	IO140RSB2	1		
V5	IO135RSB2	1		
V6	GND	1		
V7	IO125RSB2	1		
V8	IO122RSB2			
		1		


V9

IO116RSB2



Package Pin Assignments

QN132



Notes:

2. The die attach paddle center of the package is tied to ground (GND).

Note

QN132 package is discontinued and is not available for IGLOO devices. For more information on package drawings, see *PD3068: Package Mechanical Drawings*.

^{1.} This is the bottom view of the package.

Package Pin Assignments

QN132			
Pin Number	AGL060 Function		
C16	IO60RSB1		
C17	IO57RSB1		
C18	NC		
C19	ТСК		
C20	VMV1		
C21	VPUMP		
C22	VJTAG		
C23	VCCIB0		
C24	NC		
C25	NC		
C26	GCA1/IO42RSB0		
C27	GCC0/IO39RSB0		
C28	VCCIB0		
C29	IO29RSB0		
C30	GNDQ		
C31	GBA1/IO27RSB0		
C32	GBB0/IO24RSB0		
C33	VCC		
C34	IO19RSB0		
C35	IO16RSB0		
C36	IO13RSB0		
C37	GAC1/IO10RSB0		
C38	NC		
C39	GAA0/IO05RSB0		
C40	VMV0		
D1	GND		
D2	GND		
D3	GND		
D4	GND		

IGLOO Low Power Flash FPGAs

QN132		QN132		QN132	
Pin Number	AGL250 Function	Pin Number	AGL250 Function	Pin Number	AGL250 Function
A1	GAB2/IO117UPB3	A37	GBB1/IO38RSB0	B25	GND
A2	IO117VPB3	A38	GBC0/IO35RSB0	B26	IO54PDB1
A3	VCCIB3	A39	VCCIB0	B27	GCB2/IO52PDB1
A4	GFC1/IO110PDB3	A40	IO28RSB0	B28	GND
A5	GFB0/IO109NPB3	A41	IO22RSB0	B29	GCB0/IO49NDB1
A6	VCCPLF	A42	IO18RSB0	B30	GCC1/IO48PDB1
A7	GFA1/IO108PPB3	A43	IO14RSB0	B31	GND
A8	GFC2/IO105PPB3	A44	IO11RSB0	B32	GBB2/IO42PDB1
A9	IO103NDB3	A45	IO07RSB0	B33	VMV1
A10	VCC	A46	VCC	B34	GBA0/IO39RSB0
A11	GEA1/IO98PPB3	A47	GAC1/IO05RSB0	B35	GBC1/IO36RSB0
A12	GEA0/IO98NPB3	A48	GAB0/IO02RSB0	B36	GND
A13	GEC2/IO95RSB2	B1	IO118VDB3	B37	IO26RSB0
A14	IO91RSB2	B2	GAC2/IO116UDB3	B38	IO21RSB0
A15	VCC	B3	GND	B39	GND
A16	IO90RSB2	B4	GFC0/IO110NDB3	B40	IO13RSB0
A17	IO87RSB2	B5	VCOMPLF	B41	IO08RSB0
A18	IO85RSB2	B6	GND	B42	GND
A19	IO82RSB2	B7	GFB2/IO106PSB3	B43	GAC0/IO04RSB0
A20	IO76RSB2	B8	IO103PDB3	B44	GNDQ
A21	IO70RSB2	B9	GND	C1	GAA2/IO118UDB3
A22	VCC	B10	GEB0/IO99NDB3	C2	IO116VDB3
A23	GDB2/IO62RSB2	B11	VMV3	C3	VCC
A24	TDI	B12	FF/GEB2/IO96RSB2	C4	GFB1/IO109PPB3
A25	TRST	B13	IO92RSB2	C5	GFA0/IO108NPB3
A26	GDC1/IO58UDB1	B14	GND	C6	GFA2/IO107PSB3
A27	VCC	B15	IO89RSB2	C7	IO105NPB3
A28	IO54NDB1	B16	IO86RSB2	C8	VCCIB3
A29	IO52NDB1	B17	GND	C9	GEB1/IO99PDB3
A30	GCA2/IO51PPB1	B18	IO78RSB2	C10	GNDQ
A31	GCA0/IO50NPB1	B19	IO72RSB2	C11	GEA2/IO97RSB2
A32	GCB1/IO49PDB1	B20	GND	C12	IO94RSB2
A33	IO47NSB1	B21	GNDQ	C13	VCCIB2
A34	VCC	B22	TMS	C14	IO88RSB2
A35	IO41NPB1	B23	TDO	C15	IO84RSB2
A36	GBA2/IO41PPB1	B24	GDC0/IO58VDB1	C16	IO80RSB2

IGLOO Low Power Flash FPGAs

FG144		FG144		FG144	
Pin Number AGL250 Function		Pin Number	AGL250 Function	Pin Number	AGL250 Function
A1	GNDQ	D1	IO112NDB3	G1	GFA1/IO108PPB3
A2	VMV0	D2	IO112PDB3	G2	GND
A3	GAB0/IO02RSB0	D3	IO116VDB3	G3	VCCPLF
A4	GAB1/IO03RSB0	D4	GAA2/IO118UPB3	G4	GFA0/IO108NPB3
A5	IO16RSB0	D5	GAC0/IO04RSB0	G5	GND
A6	GND	D6	GAC1/IO05RSB0	G6	GND
A7	IO29RSB0	D7	GBC0/IO35RSB0	G7	GND
A8	VCC	D8	GBC1/IO36RSB0	G8	GDC1/IO58UPB1
A9	IO33RSB0	D9	GBB2/IO42PDB1	G9	IO53NDB1
A10	GBA0/IO39RSB0	D10	IO42NDB1	G10	GCC2/IO53PDB1
A11	GBA1/IO40RSB0	D11	IO43NPB1	G11	IO52NDB1
A12	GNDQ	D12	GCB1/IO49PPB1	G12	GCB2/IO52PDB1
B1	GAB2/IO117UDB3	E1	VCC	H1	VCC
B2	GND	E2	GFC0/IO110NDB3	H2	GFB2/IO106PDB3
B3	GAA0/IO00RSB0	E3	GFC1/IO110PDB3	H3	GFC2/IO105PSB3
B4	GAA1/IO01RSB0	E4	VCCIB3	H4	GEC1/IO100PDB3
B5	IO14RSB0	E5	IO118VPB3	H5	VCC
B6	IO19RSB0	E6	VCCIB0	H6	IO79RSB2
B7	IO22RSB0	E7	VCCIB0	H7	IO65RSB2
B8	IO30RSB0	E8	GCC1/IO48PDB1	H8	GDB2/IO62RSB2
B9	GBB0/IO37RSB0	E9	VCCIB1	H9	GDC0/IO58VPB1
B10	GBB1/IO38RSB0	E10	VCC	H10	VCCIB1
B11	GND	E11	GCA0/IO50NDB1	H11	IO54PSB1
B12	VMV1	E12	IO51NDB1	H12	VCC
C1	IO117VDB3	F1	GFB0/IO109NPB3	J1	GEB1/IO99PDB3
C2	GFA2/IO107PPB3	F2	VCOMPLF	J2	IO106NDB3
C3	GAC2/IO116UDB3	F3	GFB1/IO109PPB3	J3	VCCIB3
C4	VCC	F4	IO107NPB3	J4	GEC0/IO100NDB3
C5	IO12RSB0	F5	GND	J5	IO88RSB2
C6	IO17RSB0	F6	GND	J6	IO81RSB2
C7	IO24RSB0	F7	GND	J7	VCC
C8	IO31RSB0	F8	GCC0/IO48NDB1	J8	ТСК
C9	IO34RSB0	F9	GCB0/IO49NPB1	J9	GDA2/IO61RSB2
C10	GBA2/IO41PDB1	F10	GND	J10	TDO
C11	IO41NDB1	F11	GCA1/IO50PDB1	J11	GDA1/IO60UDB1
C12	GBC2/IO43PPB1	F12	GCA2/IO51PDB1	J12	GDB1/IO59UDB1

IGLOO Low Power Flash FPGAs

FG144		FG144		FG144	
Pin Number AGL1000 Function		Pin Number	AGL1000 Function	Pin Number	AGL1000 Function
A1	GNDQ	D1	IO213PDB3	G1	GFA1/IO207PPB3
A2	VMV0	D2	IO213NDB3	G2	GND
A3	GAB0/IO02RSB0	D3	IO223NDB3	G3	VCCPLF
A4	GAB1/IO03RSB0	D4	GAA2/IO225PPB3	G4	GFA0/IO207NPB3
A5	IO10RSB0	D5	GAC0/IO04RSB0	G5	GND
A6	GND	D6	GAC1/IO05RSB0	G6	GND
A7	IO44RSB0	D7	GBC0/IO72RSB0	G7	GND
A8	VCC	D8	GBC1/IO73RSB0	G8	GDC1/IO111PPB1
A9	IO69RSB0	D9	GBB2/IO79PDB1	G9	IO96NDB1
A10	GBA0/IO76RSB0	D10	IO79NDB1	G10	GCC2/IO96PDB1
A11	GBA1/IO77RSB0	D11	IO80NPB1	G11	IO95NDB1
A12	GNDQ	D12	GCB1/IO92PPB1	G12	GCB2/IO95PDB1
B1	GAB2/IO224PDB3	E1	VCC	H1	VCC
B2	GND	E2	GFC0/IO209NDB3	H2	GFB2/IO205PDB3
B3	GAA0/IO00RSB0	E3	GFC1/IO209PDB3	H3	GFC2/IO204PSB3
B4	GAA1/IO01RSB0	E4	VCCIB3	H4	GEC1/IO190PDB3
B5	IO13RSB0	E5	IO225NPB3	H5	VCC
B6	IO26RSB0	E6	VCCIB0	H6	IO105PDB1
B7	IO35RSB0	E7	VCCIB0	H7	IO105NDB1
B8	IO60RSB0	E8	GCC1/IO91PDB1	H8	GDB2/IO115RSB2
B9	GBB0/IO74RSB0	E9	VCCIB1	H9	GDC0/IO111NPB1
B10	GBB1/IO75RSB0	E10	VCC	H10	VCCIB1
B11	GND	E11	GCA0/IO93NDB1	H11	IO101PSB1
B12	VMV1	E12	IO94NDB1	H12	VCC
C1	IO224NDB3	F1	GFB0/IO208NPB3	J1	GEB1/IO189PDB3
C2	GFA2/IO206PPB3	F2	VCOMPLF	J2	IO205NDB3
C3	GAC2/IO223PDB3	F3	GFB1/IO208PPB3	J3	VCCIB3
C4	VCC	F4	IO206NPB3	J4	GEC0/IO190NDB3
C5	IO16RSB0	F5	GND	J5	IO160RSB2
C6	IO29RSB0	F6	GND	J6	IO157RSB2
C7	IO32RSB0	F7	GND	J7	VCC
C8	IO63RSB0	F8	GCC0/IO91NDB1	J8	ТСК
C9	IO66RSB0	F9	GCB0/IO92NPB1	J9	GDA2/IO114RSB2
C10	GBA2/IO78PDB1	F10	GND	J10	TDO
C11	IO78NDB1	F11	GCA1/IO93PDB1	J11	GDA1/IO113PDB1
C12	GBC2/IO80PPB1	F12	GCA2/IO94PDB1	J12	GDB1/IO112PDB1



Pin NumberAGL400 FunctionN17IO74RSB1N18IO72NPB1N19IO70NDB1N20NCN21NCN21NCP1NCP2NCP3NCP4IO142NDB3P5IO141NPB3P6IO125RSB2P7IO139RSB3P8VCCIB3P9GNDP10VCCP11VCCP12VCCIB1P15VCCIB1P16GDB0/IO78VPB1P17IO76VDB1P18IO76UDB1P19IO75PDB1P19NCP18IO76UDB1P19NCP20NCR1NCR2NCR3VCCR4IO140PDB3R5IO130RSB2R6IO138NPB3R7GEC0/IO137NPB3R8VMV3	FG484			
N18 IO72NPB1 N19 IO70NDB1 N20 NC N21 NC N22 NC P1 NC P2 NC P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P19 IO75PDB1 P19 IO75PDB1 P19 IO75PDB1 P19 IO75PDB1 P20 NC P21 NC R2 NC	Pin Number	AGL400 Function		
N10 IOTONDB1 N20 NC N21 NC N22 NC P1 NC P2 NC P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P20 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7	N17	IO74RSB1		
N20 NC N21 NC N22 NC P1 NC P2 NC P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P19 IO75PDB1 P19 IO75PDB1 P12 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7	N18	IO72NPB1		
N21 NC N22 NC P1 NC P2 NC P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	N19	IO70NDB1		
N22 NC P1 NC P2 NC P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P17 NC P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	N20	NC		
P1 NC P2 NC P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 NC P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	N21	NC		
P2 NC P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	N22	NC		
P3 NC P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P1	NC		
P4 IO142NDB3 P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P2	NC		
P5 IO141NPB3 P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P3	NC		
P6 IO125RSB2 P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P19 IO75VDB1 P19 IO75VDB1 P19 IO76VDB1 P19 IO76VDB1 P19 IO76VDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P4	IO142NDB3		
P7 IO139RSB3 P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P5	IO141NPB3		
P8 VCCIB3 P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P6	IO125RSB2		
P9 GND P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/I078VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3	P7	IO139RSB3		
P10 VCC P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC R1 NC R2 NC R3 VCC R4 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P8	VCCIB3		
P11 VCC P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P9	GND		
P12 VCC P13 VCC P14 GND P15 VCCIB1 P16 GDB0/I078VPB1 P17 I076VDB1 P18 I076UDB1 P19 I075PDB1 P20 NC P21 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3	P10	VCC		
P13 VCC P14 GND P15 VCCIB1 P16 GDB0/I078VPB1 P17 I076VDB1 P18 I076UDB1 P19 I075PDB1 P20 NC P21 NC R1 NC R3 VCC R4 I0140PDB3 R5 I0130RSB2 R6 I0138NPB3	P11	VCC		
P14 GND P15 VCCIB1 P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P12	VCC		
P15 VCCIB1 P16 GDB0/I078VPB1 P17 I076VDB1 P18 I076UDB1 P19 I075PDB1 P20 NC P21 NC R1 NC R3 VCC R4 I0140PDB3 R5 I0130RSB2 R6 I0138NPB3 R7 GEC0/I0137NPB3	P13	VCC		
P16 GDB0/IO78VPB1 P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P14	GND		
P17 IO76VDB1 P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P15	VCCIB1		
P18 IO76UDB1 P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P16	GDB0/IO78VPB1		
P19 IO75PDB1 P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P17	IO76VDB1		
P20 NC P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P18	IO76UDB1		
P21 NC P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P19	IO75PDB1		
P22 NC R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P20	NC		
R1 NC R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P21	NC		
R2 NC R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	P22	NC		
R3 VCC R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	R1	NC		
R4 IO140PDB3 R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	R2	NC		
R5 IO130RSB2 R6 IO138NPB3 R7 GEC0/IO137NPB3	R3	VCC		
R6 IO138NPB3 R7 GEC0/IO137NPB3	R4	IO140PDB3		
R7 GEC0/IO137NPB3	R5	IO130RSB2		
	R6	IO138NPB3		
R8 VMV3	R7	GEC0/IO137NPB3		
	R8	VMV3		

Package Pin Assignments

FG484			
Pin Number	AGL400 Function		
V15	IO85RSB2		
V16	GDB2/IO81RSB2		
V17	TDI		
V18	NC		
V19	TDO		
V20	GND		
V21	NC		
V22	NC		
W1	NC		
W2	NC		
W3	NC		
W4	GND		
W5	IO126RSB2		
W6	FF/GEB2/IO133RSB2		
W7	IO124RSB2		
W8	IO116RSB2		
W9	IO113RSB2		
W10	IO107RSB2		
W11	IO105RSB2		
W12	IO102RSB2		
W13	IO97RSB2		
W14	IO92RSB2		
W15	GDC2/IO82RSB2		
W16	IO86RSB2		
W17	GDA2/IO80RSB2		
W18	TMS		
W19	GND		
W20	NC		
W21	NC		
W22	NC		
Y1	VCCIB3		
Y2	NC		
Y3	NC		
Y4	NC		
Y5	GND		
Y6	NC		

FG484			
Pin Number	AGL600 Function		
U1	IO149PDB3		
U2	IO149NDB3		
U3	NC		
U4	GEB1/IO145PDB3		
U5	GEB0/IO145NDB3		
U6	VMV2		
U7	IO138RSB2		
U8	IO136RSB2		
U9	IO131RSB2		
U10	IO124RSB2		
U11	IO119RSB2		
U12	IO107RSB2		
U13	IO104RSB2		
U14	IO97RSB2		
U15	VMV1		
U16	ТСК		
U17	VPUMP		
U18	TRST		
U19	GDA0/IO88NDB1		
U20	NC		
U21	IO83NDB1		
U22	NC		
V1	NC		
V2	NC		
V3	GND		
V4	GEA1/IO144PDB3		
V5	GEA0/IO144NDB3		
V6	IO139RSB2		
V7	GEC2/IO141RSB2		
V8	IO132RSB2		
V9	IO127RSB2		
V10	IO121RSB2		
V11	IO114RSB2		
V12	IO109RSB2		
V13	IO105RSB2		
V14	IO98RSB2		



Datasheet Information

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "IGLOO Device Status" table, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Unmarked (production)

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The Microsemi products described in this advance status document may not have completed Microsemi's qualification process. Microsemi may amend or enhance products during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any Microsemi product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult Microsemi's Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the Microsemi SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local Microsemi sales office for additional reliability information.