

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	nX-U8/100
Core Size	8-Bit
Speed	2.5MHz
Connectivity	SSP, UART/USART
Peripherals	LCD, Melody Driver, POR, PWM, WDT
Number of I/O	22
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.25V ~ 3.6V
Data Converters	A/D 2x16b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/rohm-semi/ml610q408-nnntbz03a7">https://www.e-xfl.com/product-detail/rohm-semi/ml610q408-nnntbz03a7</a>

- Capture
  - Time base capture × 2 channels (4096 Hz to 32 Hz)
- PWM
  - Resolution 16 bits × 1 channel
- Synchronous serial port
  - Master/slave selectable × 2 channel
  - LSB first/MSB first selectable
  - 8-bit length/16-bit length selectable
- UART
  - Half-Duplex Communication
  - TXD/RXD × 1 channel
  - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
  - Positive logic/negative logic selectable
  - Built-in baud rate generator
- Melody driver
  - Scale: 29 types (Melody sound frequency: 508 Hz to 32.768 kHz)
  - Tone length: 63 types
  - Tempo: 15 types
  - Buzzer output mode (4 output modes, 8 frequencies, 16 duty levels)
- RC oscillation type A/D converter
  - 16-bit counter
  - Time division × 2 channels
- General-purpose ports
  - Input-only port × 5 channels (including secondary functions)
  - Output-only port
    - ML610Q407: × 12 channels (including secondary functions)
    - ML610Q408: × 8 channels (including secondary functions)
    - ML610Q409: × 4 channels (including secondary functions)
  - Input/output port × 22 channels (including secondary functions)
- LCD driver
  - The number of segments
    - ML610Q407: 145 dots max. (29seg×5com, 30seg×4com, 31seg×3com, and 32seg×2com selectable)
    - ML610Q408: 165 dots max. (33seg×5com, 34seg×4com, 35seg×3com, and 36seg×2com selectable)
    - ML610Q409: 185 dots max. (37seg×5com, 38seg×4com, 39seg×3com, and 40seg×2com selectable)
  - 1/1 to 1/5 duty
  - 1/2(\*), 1/3 bias (built-in bias generation circuit)
  - Frame frequency selectable: approx. 64Hz, 73Hz, 85Hz, and 102Hz
  - Bias voltage multiplying clock selectable (8 types)
  - LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
  - Programmable display allocation function
  - (\*) 1/2 bias is supported by A version and D version
- Reset
  - Reset through the RESET\_N pin
  - Power-on reset generation when powered on
  - Reset when oscillation stop of the low-speed clock is detected (Not supported in A version)
  - Reset by the watchdog timer (WDT) overflow

- Clock
  - Low-speed clock: Crystal oscillation (32.768 kHz)  
(This LSI can not guarantee the operation without low-speed crystal oscillation clock)
  - High-speed clock: Built-in RC oscillation (500 kHz, 2MHz)
  
- Power management
  - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
  - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
  - High-speed Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, 1/8 of the oscillation clock)
  - Block Control Function: Resets and completely turns circuits of unused peripherals off.
  
- Guaranteed operating range
  - Operating temperature:  $-20^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  (P version:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )
  - Operating voltage:  $V_{\text{DD}} = 1.25\text{V}$  to  $3.6\text{V}$

• Product name – Supported Function

- Chip (Die) -	LCD bias		Low-speed oscillation stop detect reset	Operating temperature	Product availability
	1/2	1/3			
ML610Q407-xxxWA	-	Yes	Yes	-20°C to +70°C	Yes
ML610Q408-xxxWA	-	Yes	Yes	-20°C to +70°C	Yes
ML610Q409-xxxWA	-	Yes	Yes	-20°C to +70°C	Yes
ML610Q407P-xxxWA	-	Yes	Yes	-40°C to +85°C	Yes
ML610Q408P-xxxWA	-	Yes	Yes	-40°C to +85°C	Yes
ML610Q409P-xxxWA	-	Yes	Yes	-40°C to +85°C	Yes
ML610Q407A- x x x WA	Yes	Yes	-	-20°C to +70°C	Yes
ML610Q408A-xxxWA	Yes	Yes	-	-20°C to +70°C	-
ML610Q409A-xxxWA	Yes	Yes	-	-20°C to +70°C	Yes
ML610Q407D-xxxWA	Yes	Yes	Yes	-20°C to +70°C	Yes
ML610Q408D-xxxWA	Yes	Yes	Yes	-20°C to +70°C	-
ML610Q409D-xxxWA	Yes	Yes	Yes	-20°C to +70°C	-
ML610Q407PA-xxxWA	Yes	Yes	-	-40°C to +85°C	Yes
ML610Q408PA-xxxWA	Yes	Yes	-	-40°C to +85°C	-
ML610Q409PA-xxxWA	Yes	Yes	-	-40°C to +85°C	-
ML610Q407PD-xxxWA	Yes	Yes	Yes	-40°C to +85°C	-
ML610Q408PD-xxxWA	Yes	Yes	Yes	-40°C to +85°C	-
ML610Q409PD-xxxWA	Yes	Yes	Yes	-40°C to +85°C	-

-100-pin plastic TQFP -	LCD bias		Low-speed oscillation stop detect reset	Operating temperature	Product availability
	1/2	1/3			
ML610Q407-xxxTB	-	Yes	Yes	-20°C to +70°C	Yes
ML610Q408-xxxTB	-	Yes	Yes	-20°C to +70°C	Yes
ML610Q409-xxxTB	-	Yes	Yes	-20°C to +70°C	Yes
ML610Q407P-xxxTB	-	Yes	Yes	-40°C to +85°C	Yes
ML610Q408P-xxxTB	-	Yes	Yes	-40°C to +85°C	Yes
ML610Q409P-xxxTB	-	Yes	Yes	-40°C to +85°C	Yes
ML610Q407A-xxxTB	Yes	Yes	-	-20°C to +70°C	-
ML610Q408A-xxxTB	Yes	Yes	-	-20°C to +70°C	-
ML610Q409A-xxxTB	Yes	Yes	-	-20°C to +70°C	-
ML610Q407D-xxxTB	Yes	Yes	Yes	-20°C to +70°C	-
ML610Q408D-xxxTB	Yes	Yes	Yes	-20°C to +70°C	-
ML610Q409D-xxxTB	Yes	Yes	Yes	-20°C to +70°C	-
ML610Q407PAxxxTB	Yes	Yes	-	-40°C to +85°C	-
ML610Q408PAxxxTB	Yes	Yes	-	-40°C to +85°C	-
ML610Q409PAxxxTB	Yes	Yes	-	-40°C to +85°C	-
ML610Q407PDxxxTB	Yes	Yes	Yes	-40°C to +85°C	-
ML610Q408PDxxxTB	Yes	Yes	Yes	-40°C to +85°C	-
ML610Q409PDxxxTB	Yes	Yes	Yes	-40°C to +85°C	-

xxx: ROM code number (xxx of the blank product is NNN)

Q: MTP version

P: Wide range temperature version (P version)

A: Low-speed clock oscillation stop detection reset is disabled always and LCD 1/2 bias supported version.(A version)

D: LCD 1/2 bias supported version (D version)

WA: Chip (Die), TB: TQFP

**BLOCK DIAGRAM**

**ML610Q407/ML610Q408/ML610Q409 Block Diagram**


Figure 1 show the block diagram of the ML610Q407/ML610Q408/ML610Q409.

“\*” indicates the secondary function of each port.

“(1)”: 29seg×5com, 30seg×4com, 31seg×3com, and 32seg×2com selectable


“(2)”: 33seg×5com, 34seg×4com, 35seg×3com, and 36seg×2com selectable

“(3)”: 37seg×5com, 38seg×4com, 39seg×3com, and 40seg×2com selectable



**Figure 1 ML610Q407/ML610Q408/ML610Q409 Block Diagram**

**ML610Q408 Chip Pin Layout & Dimension**




**Note:**  
The assignment of the pads P30 to P35 are not in order.

Chip size: 2.27 mm × 2.23 mm  
 PAD count: 88 pins  
 Minimum PAD pitch: 80μm  
 PAD aperture: 70μm×70μm  
 Chip thickness: 350μm  
 Voltage of the rear side of chip: V<sub>SS</sub> level.

**Figure 6 ML610Q408 Chip Layout & Dimension**

**ML610Q409 Chip Pin Layout & Dimension**



**Note:**  
The assignment of the pads P30 to P35 are not in order.

Chip size: 2.27 mm × 2.23 mm  
 PAD count: 88 pins  
 Minimum PAD pitch: 80 μm  
 PAD aperture: 70 μm×70 μm  
 Chip thickness: 350 μm  
 Voltage of the rear side of chip: V<sub>SS</sub> level.

**Figure 7 ML610Q409 Chip Layout & Dimension**

**PIN LIST**

PIN No.	PAD No.	Primary function			Secondary function or Tertiary function			
		Pin name	I/O	Function	Secondary /Tertiary	Pin name	I/O	Function
14,77	13,67	V <sub>SS</sub>	—	Negative power supply pin	—	—	—	—
13	12	V <sub>DD</sub>	—	Positive power supply pin	—	—	—	—
15	14	V <sub>DDL</sub>	—	Power supply pin for internal logic (internally generated)	—	—	—	—
98	88	V <sub>PP</sub>	—	Power supply pin for Flash ROM	—	—	—	—
22	20	V <sub>L1</sub>	—	Power supply pin for LCD bias (internally generated or connected to positive power supply pin) <sup>(2)</sup>	—	—	—	—
23	21	V <sub>L2</sub>	—	Power supply pin for LCD bias (internally generated or connected to positive power supply pin) <sup>(2)</sup>	—	—	—	—
24	22	V <sub>L3</sub>	—	Power supply pin for LCD bias (internally generated)	—	—	—	—
27	23	C1	—	Capacitor connection pin for LCD bias generation	—	—	—	—
28	24	C2	—	Capacitor connection pin for LCD bias generation	—	—	—	—
20	18	TEST0	I/O	Test pin	—	—	—	—
21	19	TEST1_N	I	Test pin	—	—	—	—
19	17	RESET_N	I	Reset input pin	—	—	—	—
17	15	XT0	I	Low-speed clock oscillation pin	—	—	—	—
18	16	XT1	O	Low-speed clock oscillation pin	—	—	—	—
82	72	P00/EXI0/ CAP0	I	Input port, External interrupt, Capture 0 input	—	—	—	—
83	73	P01/EXI1/ CAP1	I	Input port, External interrupt, Capture 1 input	—	—	—	—
84	74	P02/EXI2/ RXD0	I	Input port, External interrupt, UART0 received data	—	—	—	—
85	75	P03/EXI3	I	Input port, External interrupt	—	—	—	—
86	76	P04/EXI4/ T02P0CK	I	Input port, Timer 0/Timer 2/PWM0 external clock input External interrupt	—	—	—	—
78	68	P20/LED0	O	Output port	Secondary	LSCLK	O	Low-speed clock output
79	69	P21/LED1	O	Output port	Secondary	OUTCLK	O	High-speed clock output
80	70	P22/LED2	O	Output port	Secondary	MD0	O	Melody 0 output
81	71	P24/LED4	O	Output port	Secondary	PWM0	O	PWM0 output
87	77	P30	I/O	Input/output port	Secondary	IN0	I	RC type ADC0 oscillation input pin
88	78	P31	I/O	Input/output port	Secondary	CS0	O	RC type ADC0 reference capacitor connection pin
89	79	P34	I/O	Input/output port	Secondary	RCT0	O	RC type ADC0 resistor/capacitor sensor connection pin
90	80	P32	I/O	Input/output port	Secondary	RS0	O	RC type ADC0 reference resistor connection pin
91	81	P33	I/O	Input/output port	Secondary	RT0	O	RC type ADC0 measurement resistor sensor connection pin
92	82	P35	I/O	Input/output port	Secondary	RCM	O	RC type ADC oscillation monitor

PIN No.	PAD No.	Primary function			Secondary function or Tertiary function			
		Pin name	I/O	Function	Secondary/Tertiary	Pin name	I/O	Function
29	25	COM0	O	LCD common pin	—	—	—	—
30	26	COM1	O	LCD common pin	—	—	—	—
31	27	COM2/ SEG0	O	LCD common/segment pin	—	—	—	—
32	28	COM3/ SEG1	O	LCD common/segment pin	—	—	—	—
33	29	COM4/ SEG2	O	LCD common/segment pin	—	—	—	—
34	30	SEG3	O	LCD segment pin	—	—	—	—
35	31	SEG4	O	LCD segment pin	—	—	—	—
36	32	SEG5	O	LCD segment pin	—	—	—	—
37	33	SEG6	O	LCD segment pin	—	—	—	—
38	34	SEG7	O	LCD segment pin	—	—	—	—
39	35	SEG8	O	LCD segment pin	—	—	—	—
40	36	SEG9	O	LCD segment pin	—	—	—	—
41	37	SEG10	O	LCD segment pin	—	—	—	—
42	38	SEG11	O	LCD segment pin	—	—	—	—
43	39	SEG12	O	LCD segment pin	—	—	—	—
44	40	SEG13	O	LCD segment pin	—	—	—	—
45	41	SEG14	O	LCD segment pin	—	—	—	—
46	42	SEG15	O	LCD segment pin	—	—	—	—
47	43	SEG16	O	LCD segment pin	—	—	—	—
48	44	SEG17	O	LCD segment pin	—	—	—	—
52	45	SEG18	O	LCD segment pin	—	—	—	—
53	46	SEG19	O	LCD segment pin	—	—	—	—
54	47	SEG20	O	LCD segment pin	—	—	—	—
55	48	SEG21	O	LCD segment pin	—	—	—	—
56	49	SEG22	O	LCD segment pin	—	—	—	—
57	50	SEG23	O	LCD segment pin	—	—	—	—
58	51	SEG24	O	LCD segment pin	—	—	—	—
59	52	SEG25	O	LCD segment pin	—	—	—	—
60	53	SEG26	O	LCD segment pin	—	—	—	—
61	54	SEG27	O	LCD segment pin	—	—	—	—
62	55	SEG28	O	LCD segment pin	—	—	—	—
63	56	SEG29	O	LCD segment pin	—	—	—	—
64	57	SEG30	O	LCD segment pin	—	—	—	—
65	58	SEG31	O	LCD segment pin	—	—	—	—
66	59	P67 <sup>(*)2</sup>	O	Output port	—	—	—	—
		SEG32 <sup>(*)3</sup>	O	LCD segment pin	—	—	—	—
67	60	P66 <sup>(*)2</sup>	O	Output port	—	—	—	—
		SEG33 <sup>(*)3</sup>	O	LCD segment pin	—	—	—	—
68	61	P65 <sup>(*)2</sup>	O	Output port	—	—	—	—
		SEG34 <sup>(*)3</sup>	O	LCD segment pin	—	—	—	—
69	62	P64 <sup>(*)2</sup>	O	Output port	—	—	—	—
		SEG35 <sup>(*)3</sup>	O	LCD segment pin	—	—	—	—
70	63	P63 <sup>(*)4</sup>	O	Output port	—	—	—	—
		SEG36 <sup>(*)5</sup>	O	LCD segment pin	—	—	—	—
71	64	P62 <sup>(*)4</sup>	O	Output port	—	—	—	—
		SEG37 <sup>(*)5</sup>	O	LCD segment pin	—	—	—	—
72	65	P61 <sup>(*)4</sup>	O	Output port	—	—	—	—
		SEG38 <sup>(*)5</sup>	O	LCD segment pin	—	—	—	—
73	66	P60 <sup>(*)4</sup>	O	Output port	—	—	—	—
		SEG39 <sup>(*)5</sup>	O	LCD segment pin	—	—	—	—

(\*<sup>1</sup>) Internally generated, or connect to either positive power supply pin ( $V_{DD}$ ) or power supply pin for internal logic ( $V_{DDL}$ ). For details, see “Chapter 22 LCD Drivers. In the user’s manual”

(\*<sup>2</sup>) Pin for ML610Q407/ML610Q408.

(\*<sup>3</sup>) Pin for ML610Q409.

(\*<sup>4</sup>) Pin for ML610Q407.

(\*<sup>5</sup>) Pin for ML610Q408/ML610Q409.

**PIN DESCRIPTION**

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
<b>System</b>				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	—	Negative
XT0	I	Crystal connection pin for low-speed clock.	—	—
XT1	O	A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to this pin. Capacitors CDL and CGL are connected across this pin and V <sub>SS</sub> .	—	—
LSCLK	O	Low-speed clock output pin. This pin is used as the secondary function of the P20 pin.	Secondary	—
OUTCLK	O	High-speed clock output pin. This pin is used as the secondary function of the P21 pin.	Secondary	—
<b>General-purpose input port</b>				
P00-P04	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
<b>General-purpose output port</b>				
P20-P22,P24	O	General-purpose output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
<b>General-purpose input/output port</b>				
P30-P35	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P40-P47	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P50-P57	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P60-P63	O	General-purpose input/output port. These pins are for the ML610Q407/ ML610Q408, but are not provided in the ML610Q409.	Primary	Positive
P64-P67	O	General-purpose input/output port. These pins are for the ML610Q407, but are not provided in the ML610Q409.	Primary	Positive

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
<b>UART</b>				
TXD0	O	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/ Secondary	Positive
<b>Synchronous serial (SSIO)</b>				
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	—
SIN0	I	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	O	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
SCK1	I/O	Synchronous serial clock input/output pin. This pin is used as the secondary function of the P51 or P55 pin.	Secondary	—
SIN1	I	Synchronous serial data input pin. This pin is used as the secondary function of the P50 or P54.	Secondary	Positive
SOUT1	O	Synchronous serial data output pin. This pin is used as the secondary function of the P52 or P56pin.	Secondary	Positive
<b>PWM</b>				
PWM0	O	PWM0 output pin. This pin is used as the tertiary function of the P43 or P34 pin.	Tertiary	Positive
T02P0CK	I	PWM0 external clock input pin. This pin is used as the primary function of the P44 pin.	Primary	—
<b>External interrupt</b>				
EXI0-4	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00-P04 pins.	Primary	Positive/ negative
EXI8	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P50-P57 pins.	Primary	Positive/ negative
<b>Capture</b>				
CAP0	I	Capture trigger input pins. The value of the time base counter is captured in the register synchronously with the interrupt edge selected by software.	Primary	Positive/ negative
CAP1	I	These pins are used as the primary functions of the P00 pin(CAP0) and P01 pin(CAP1).	Primary	Positive/ negative
<b>Timer</b>				
T02P0CK	I	External clock input pin used for Timer 0 and Timer 2. The clock for this timer is selected by software. This pin is used as the primary function of the P44 pin.	Primary	—
T13CK	I	External clock input pin used both Timer 1 and Timer 3. The clock for this timer is selected by software. This pin is used as the primary function of the P45 pin.	Primary	—
<b>Melody</b>				
MD0	O	Melody/Buzzer signal output pin. This pin is used as the secondary function of the P22 pin and P50 pin.	Secondary	Positive/ negative
<b>LED drive</b>				
LED0-2,4	O	Nch open drain output pins to drive LED.	Primary	Positive/ negative

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
<b>RC oscillation type A/D converter</b>				
IN0	I	Channel 0 oscillation input pin. This pin is used as the secondary function of the P30 pin.	Secondary	—
CS0	O	Channel 0 reference capacitor connection pin. This pin is used as the secondary function of the P31 pin.	Secondary	—
RCT0	O	Resistor/capacitor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P33 pin.	Secondary	—
RS0	O	This pin is used as the secondary function of the P32 pin which is the reference resistor connection pin of Channel 0.	Secondary	—
RT0	O	Resistor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P34 pin.	Secondary	—
RCM	O	RC oscillation monitor pin. This pin is used as the secondary function of the P35 pin.	Secondary	—
IN1	I	Oscillation input pin of Channel 1. This pin is used as the secondary function of the P44 pin.	Secondary	—
CS1	O	Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin.	Secondary	—
RS1	O	Reference resistor connection pin of Channel 1. This pin is used as the secondary function of the P46 pin.	Secondary	—
RT1	O	Resistor sensor connection pin for measurement of Channel 1. This pin is used as the secondary function of the P47 pin.	Secondary	—
<b>LCD drive signal</b>				
COM0-4	O	Common output pins.	—	—
SEG0-31	O	Segment output pins.	—	—
SEG32-35	O	Segment output pin. These pins are for the ML610Q408/ML610Q409, but are not provided in the ML610Q407.	—	—
SEG36-39	O	Segment output pin. These pins are for the ML610Q409, but are not provided in the ML610Q407/ML610Q408.	—	—
<b>LCD driver power supply</b>				
V <sub>L1</sub>	—	Power supply pins for LCD bias (internally generated or positive power supply pin connected). Depending on LCD Bias setting and V <sub>DD</sub> voltage level, V <sub>DD</sub> or V <sub>DDL</sub> or capacitor is connected. For details of the connection method, see user's manual.	—	—
V <sub>L2</sub>	—		—	—
V <sub>L3</sub>	—		—	—
C1	—	Power supply pins for LCD bias (internally generated). Capacitors C12 is connected between C1 and C2.	—	—
C2	—		—	—
<b>For testing</b>				
TEST	I/O	Input/output pin for testing. A pull-down resistor is internally connected.	—	—
<b>Power supply</b>				
V <sub>SS</sub>	—	Negative power supply pin.	—	—
V <sub>DD</sub>	—	Positive power supply pin for I/O, internal regulator, battery low detector, and power-on reset.	—	—
V <sub>DDL</sub>	—	Positive power supply pin (internally generated) for internal logic. Capacitor CL (see Appendix C measuring circuit 1) is connected between this pin and V <sub>SS</sub> .	—	—
V <sub>PP</sub>	—	Power supply pin for programming Flash ROM. A pull-down resistor is internally connected.	—	—

## TERMINATION OF UNUSED PINS

Table 2 shows methods of terminating the unused pins.

**Table 2 Termination of Unused Pins**

Pin	Recommended pin termination
V <sub>PP</sub>	Open
V <sub>L1</sub> , V <sub>L2</sub> , V <sub>L3</sub>	Open
C1, C2	Open
RESET_N	Open
TEST0	Open
TEST1_N	Open
P00 to P04	V <sub>DD</sub> or V <sub>SS</sub>
P20 to P22, P24	Open
P30 to P35	Open
P40 to P47	Open
P50 to P57	Open
P60 to P67	Open
COM0 to 4	Open
SEG0 to 39	Open

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.

**ELECTRICAL CHARACTERISTICS**

**ABSOLUTE MAXIMUM RATINGS**

(V<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V <sub>DD</sub>	Ta = 25°C	-0.3 to +4.6	V
Power supply voltage 2	V <sub>PP</sub>	Ta = 25°C	-0.3 to +9.5	V
Power supply voltage 3	V <sub>DDL</sub>	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 4	V <sub>L1</sub>	Ta = 25°C	-0.3 to +2.0	V
Power supply voltage 5	V <sub>L2</sub>	Ta = 25°C	-0.3 to +4.0	V
Power supply voltage 6	V <sub>L3</sub>	Ta = 25°C	-0.3 to +6.0	V
Input voltage	V <sub>IN</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output current 1	I <sub>OUT1</sub>	Port3-6, Ta = 25°C	-12 to +11	mA
Output current 2	I <sub>OUT2</sub>	Port2, Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	0.9	W
Storage temperature	T <sub>STG</sub>	—	-55 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

(V<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T <sub>OP</sub>	non-P version	-20 to +70	°C
		P version	-40 to +85	
Operating voltage	V <sub>DD</sub>	f <sub>OP</sub> = 30k to 625kHz	1.25 to 3.6	V
		f <sub>OP</sub> = 30k to 2.5MHz	1.8 to 3.6	
Operating frequency (CPU)	f <sub>OP</sub>	V <sub>DD</sub> = 1.25 to 3.6V	30k to 625k	Hz
		V <sub>DD</sub> = 1.8 to 3.6V	30k to 2.5M	
Capacitor externally connected to V <sub>DDL</sub> pin	C <sub>L</sub>	—	0.47±30%	μF
Capacitors externally connected to V <sub>L1,2,3</sub> pins	C <sub>a, b, c</sub>	—	0.1±30%	μF
Capacitors externally connected across C1 and C2 pins	C <sub>12</sub>	—	0.47±30%	μF

**CLOCK GENERATION CIRCUIT OPERATING CONDITIONS**

(V<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Low-speed crystal oscillation frequency	f <sub>XTL</sub>	—	—	32.768k	—	Hz
Recommended equivalent series resistance value of low-speed crystal oscillation	R <sub>L</sub>	—	—	—	40k	Ω
Low-speed crystal oscillation external capacitor	C <sub>DL</sub> /C <sub>GL</sub>	C <sub>L</sub> =6pF of crystal oscillation	—	12	—	pF
		C <sub>L</sub> =9pF of crystal oscillation	—	18	—	
		C <sub>L</sub> =12pF of crystal oscillation	—	24	—	

**OPERATING CONDITIONS OF FLASH ROM**

(V<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T <sub>OP</sub>	At write/erase	0 to +40	°C
Operating voltage	V <sub>DD</sub>	At write/erase <sup>*1</sup>	2.75 to 3.6	V
	V <sub>DDL</sub>	At write/erase <sup>*1</sup>	2.5 to 2.75	
	V <sub>PP</sub>	At write/erase <sup>*1</sup>	7.7 to 8.3	
erase/program cycles	C <sub>EP</sub>	—	80	cycles
Data retention	Y <sub>DR</sub>	—	10	years

<sup>\*1</sup>: Those voltages must be supplied to V<sub>DDL</sub> pin and V<sub>PP</sub> pin when programming and erasing Flash ROM. V<sub>PP</sub> pin has an internal pulldown resistor.

**DC CHARACTERISTICS (1/5)**


(V<sub>DD</sub> = 1.25 to 3.6V, V<sub>SS</sub> = 0V, Ta = -20 to +70°C, Ta = -40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
500kHz/2MHz RC oscillation frequency	f <sub>RC</sub>	V <sub>DD</sub> = 1.25 to 3.6V	Ta = 25°C	Typ. -10%	500	Typ. +10%	kHz
			*3	Typ. -25%	500	Typ. +25%	
		V <sub>DD</sub> = 1.80 to 3.6V	Ta = 25°C	Typ. -10%	2.0	Typ. +10%	MHz
			*3	Typ. -25%	2.0	Typ. +25%	
Low-speed crystal oscillation start time <sup>*2</sup>	T <sub>XTL</sub>	—	—	0.6	2	s	1
500kHz/2MHz RC oscillation start time	T <sub>RC</sub>	—	—	—	0.3	μs	
Low-speed oscillation stop detect time <sup>*1</sup>	T <sub>STOP</sub>	—	12	16.4	41	ms	
Reset pulse width	P <sub>RST</sub>	—	200	—	—	μs	
Reset noise elimination pulse width	P <sub>NRST</sub>	—	—	—	0.3		
Power-on reset activation power rise time	T <sub>POR</sub>	—	—	—	10	ms	


<sup>\*1</sup>: When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.

<sup>\*2</sup>: 32.768KHz Crystal resonator DT-26 (Load capacitance 6pF) (made by KDS:DAISHINKU CORP.) is used (C<sub>GL</sub>=C<sub>DL</sub>=6pF).

<sup>\*3</sup>: Recommended operating temperature (Ta = -20 to +70°C, Ta = -40 to +85°C for P version)



**Reset pulse width (P<sub>RST</sub>)**



**Power-on reset activation power rise time (T<sub>POR</sub>)**

**DC CHARACTERISTICS (2/5)**

( $V_{DD} = 1.25$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $+70^{\circ}C$ ,  $T_a = -40$  to  $+85^{\circ}C$  for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
$V_{DDL}$ voltage	$V_{DDL}$	$f_{OP} = 30k$ to $625kHz$	1.1	1.2	1.3		1
		$f_{OP} = 30k$ to $2.5MHz$	1.35	1.5	1.65		
$V_{DDL}$ temperature deviation *1	$\Delta V_{DDL}$	$V_{DD} = 3.0V$	—	-1	—	mV/°C	
$V_{DDL}$ voltage dependency *1	$\Delta V_{DDL}$	—	—	5	20	mV/V	

\*1:  $V_{DDL}$  can not exceed  $V_{DD}$  level. The maximum  $V_{DDL}$  becomes  $V_{DD}$  level when the  $V_{DDL}$  calculated by the temperature deviation and voltage dependency is going to exceed the  $V_{DD}$  level.

**DC CHARACTERISTICS (3/5)**

( $V_{DD} = 3.0V$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $+70^{\circ}C$ ,  $T_a = -40$  to  $+85^{\circ}C$  for P version)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit	
			Min.	Typ.	Max.			
Supply current 1	IDD1	CPU: In STOP state. Low-speed/high-speed RC500kHz/2MHz oscillation: stopped.	Ta= 25°C	—	0.4	0.8	μA	1
			*5	—	—	8		
Supply current 2	IDD2	CPU: In HALT state (LTBC and WDT are Operating). <sup>*3*4</sup> High-speed 500kHz/2MHz oscillation: Stopped. LCD and BIAS circuits: Operating. <sup>*6</sup>	Ta= 25°C	—	0.9	1.8	μA	
			*5	—	—	9		
Supply current 3	IDD3	CPU: In 32.768kHz operating state. <sup>*1*3</sup> High-speed 500kHz/2MHz oscillation: Stopped. LCD and BIAS circuits: Operating. <sup>*2</sup>	Ta= 25°C	—	5	8	μA	
			*5	—	—	15		
Supply current 4-1	IDD4-1	CPU: In RC 500kHz operating state. LCD and BIAS circuits: Operating. <sup>*2</sup>	Ta= 25°C	—	70	100	μA	
			*5	—	—	120		
Supply current 4-2	IDD4-2	CPU: In RC 2MHz operating state. LCD and BIAS circuits: Operating. <sup>*2</sup>	Ta= 25°C	—	280	350	μA	
			*5	—	—	400		

\*1: When the CPU operating rate is 100% (No HALT state).

\*2: All SEGs: off waveform, No LCD panel load, 1/3 bias, 1/3 duty, Frame frequency: Approx. 64 Hz, Bias voltage multiplying clock: 1/128 LSCLK (256Hz)

\*3 : 32.768KHz Crystal resonator DT-26 (Load capacitance 6pF) (made by KDS:DAISHINKU CORP.) is used ( $C_{GL}=C_{DL}=6pF$ )


\*4 : Significant bits of BLKCON0~BLKCON4 registers except DLCD bit on BLKCON4 are all "1".

\*5 : Recommended operating temperature ( $T_a = -20$  to  $+70^{\circ}C$ ,  $T_a = -40$  to  $+85^{\circ}C$  for P version)


\*6: LCD Stop mode, 1/3 bias, Bias voltage multiplying clock: 1/128 LSCLK (256Hz)

**MEASURING CIRCUITS**

**MEASURING CIRCUIT 1**



**MEASURING CIRCUIT 2**



(\*1) Input logic circuit to determine the specified measuring conditions.  
 (\*2) Measured at the specified output pins.

**AC CHARACTERISTICS (Synchronous Serial Port)**

( $V_{DD} = 1.25$  to  $3.6V$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $+70^{\circ}C$ ,  $T_a = -40$  to  $+85^{\circ}C$  for P version, unless otherwise specified)


Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCLKn input cycle (slave mode)	$t_{SCYC}$	When RC oscillation is 500kHz *2 ( $V_{DD} = 1.25$ to $3.6V$ )	10	—	—	$\mu s$
		When RC oscillation is 2MHz *3 ( $V_{DD} = 1.8$ to $3.6V$ )	2	—	—	
SCLKn output cycle (master mode)	$t_{SCYC}$	—	—	$SCLKn^{*1}$	—	s
SCLKn input pulse width (slave mode)	$t_{SW}$	When RC oscillation is 500kHz *2 ( $V_{DD} = 1.25$ to $3.6V$ )	4	—	—	$\mu s$
		When RC oscillation is 2MHz *3 ( $V_{DD} = 1.8$ to $3.6V$ )	04	—	—	
SCLKn output pulse width (master mode)	$t_{SW}$	—	$SCLKn^{*1}$ $\times 0.4$	$SCLKn^{*1}$ $\times 0.5$	$SCLKn^{*1}$ $\times 0.6$	s
SOUTn output delay time (slave mode)	$t_{SD}$	When RC oscillation is 500kHz *2 ( $V_{DD} = 1.25$ to $3.6V$ ) output load 10pF	—	—	500	ns
		When RC oscillation is 2MHz *3 ( $V_{DD} = 1.8$ to $3.6V$ ) output load 10pF	—	—	240	
SOUTn output delay time (master mode)	$t_{SD}$	When RC oscillation is 500kHz *2 ( $V_{DD} = 1.25$ to $3.6V$ ) output load 10pF	—	—	500	ns
		When RC oscillation is 2MHz *3 ( $V_{DD} = 1.8$ to $3.6V$ ) output load 10pF	—	—	240	
SINn input setup time (slave mode)	$t_{SS}$	—	80	—	—	ns
SINn input setup time (master mode)	$t_{SS}$	When RC oscillation is 500kHz *2 ( $V_{DD} = 1.25$ to $3.6V$ )	500	—	—	ns
		When RC oscillation is 2MHz *3 ( $V_{DD} = 1.8$ to $3.6V$ )	240	—	—	
SINn input hold time	$t_{SH}$	When RC oscillation is 500kHz *2 ( $V_{DD} = 1.25$ to $3.6V$ )	300	—	—	ns
		When RC oscillation is 2MHz *3 ( $V_{DD} = 1.8$ to $3.6V$ )	80	—	—	

n= 0,1

\*1: Clock period selected with SnCK3-0 of the serial port n mode register (SIO nMOD1)

\*2: When 500kHz RC oscillation is selected by OSCM2 of the frequency control register (FCON0)

\*3: When 2MHz RC oscillation is selected by OSCM2 of the frequency control register (FCON0)



\*: Indicates the secondary function of the port (n= 0,1)

Condition for  $V_{DD}=1.25$  to  $3.6V$


( $V_{DD}=1.25$  to  $3.6V$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $+70^{\circ}C$ ,  $T_a=-40$  to  $+85^{\circ}C$  for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Oscillation resistor	RS0,RS1,RT0, RT0-1,RT1	CS0, CT0, CS1 $\geq$ 740pF	1	—	—	k $\Omega$
Oscillation frequency $V_{DD} = 1.5V$	$f_{OSC1}$	Resistor for oscillation=6k $\Omega$	81.93	93.16	101.2	kHz
	$f_{OSC2}$	Resistor for oscillation=15k $\Omega$	35.32	38.75	41.48	kHz
	$f_{OSC3}$	Resistor for oscillation=105k $\Omega$	5.22	5.65	6.03	kHz
RS to RT oscillation frequency ratio <sup>*1</sup> $V_{DD} = 1.5V$	Kf1	RT0, RT0-1, RT1=1k $\Omega$	2.139	2.381	2.632	—
	Kf2	RT0, RT0-1, RT1=10k $\Omega$	0.973	1	1.028	—
	Kf3	RT0, RT0-1, RT1=100k $\Omega$	0.142	0.147	0.152	—
Oscillation frequency $V_{DD} = 3.0V$	$f_{OSC1}$	Resistor for oscillation=6k $\Omega$	85.28	94.58	103.3	kHz
	$f_{OSC2}$	Resistor for oscillation=15k $\Omega$	35.72	38.87	41.78	kHz
	$f_{OSC3}$	Resistor for oscillation=105k $\Omega$	5.189	5.622	6.012	kHz
RS to RT oscillation frequency ratio <sup>*1</sup> $V_{DD} = 3.0V$	Kf1	RT0, RT0-1, RT1=1k $\Omega$	2.227	2.432	2.626	—
	Kf2	RT0, RT0-1, RT1=10k $\Omega$	0.982	1	1.018	—
	Kf3	RT0, RT0-1, RT1=100k $\Omega$	0.141	0.145	0.149	—

\*1: Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.

$$Kfx = \frac{f_{OSCx}(RT0-CS0 \text{ oscillation})}{f_{OSCx}(RS0-CS0 \text{ oscillation})}, \frac{f_{OSCx}(RT0-1-CS0 \text{ oscillation})}{f_{OSCx}(RS0-CS0 \text{ oscillation})}, \frac{f_{OSCx}(RT1-CS1 \text{ oscillation})}{f_{OSCx}(RS1-CS1 \text{ oscillation})}$$

(x = 1, 2, 3)




\*1: Input logic circuit to determine the specified measuring conditions.

**Note:**

- Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and IN0/IN1 pin), including CVR0/CVR1. Especially, do not have long wire between IN0/IN1 and RS0/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.
- When RT0/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please have VSS(GND) trace next to the signal.
- Please make wiring to components (capacitor, resistor and etc.) necessary for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have.

Package Dimensions

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).