

Welcome to [E-XFL.COM](#)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™-R5 with CoreSight™, ARM Mali™-400 MP2 |
| Flash Size | - |
| RAM Size | 256KB |
| Peripherals | DMA, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed | 533MHz, 600MHz, 1.3GHz |
| Primary Attributes | Zynq®UltraScale+™ FPGA, 653K+ Logic Cells |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1760-BBGA, FCBGA |
| Supplier Device Package | 1760-FCBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xczu11eg-2ffvc1760i |

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

| Symbol | Description | Min | Typ | Max | Units |
|--------------------------------|--|-------|-------|-------|-------|
| PL System Monitor | | | | | |
| V _{CCADC} | PL System Monitor supply relative to GNDADC. | 1.746 | 1.800 | 1.854 | V |
| V _{REFP} | PL System Monitor externally supplied reference voltage relative to GNDADC. | 1.200 | 1.250 | 1.300 | V |
| Temperature | | | | | |
| T _j ⁽¹³⁾ | Junction temperature operating range for extended (E) temperature devices. ⁽¹⁴⁾ | 0 | – | 100 | °C |
| | Junction temperature operating range for industrial (I) temperature devices. | -40 | – | 100 | °C |
| | Junction temperature operating range for eFUSE programming. | -40 | – | 125 | °C |

Notes:

1. All voltages are relative to GND.
2. For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
3. V_{CC_PSINTFP_DDR} must be tied to V_{CC_PSINTFP}.
4. Includes V_{CCO_PSDDR} of 1.2V, 1.35V, 1.5V at ±5% and 1.1V +0.07V/-0.04V depending upon the tolerances required by specific memory standards.
5. Applies to all PS I/O supply banks. Includes V_{CCO_PSI0} of 1.8V, 2.5V, and 3.3V at ±5%.
6. If the battery-backed RAM or RTC is not used, connect V_{CC_PSBATT} to GND or V_{CC_PSAUX}. The V_{CC_PSAUX} maximum of 1.89V is acceptable on an unused V_{CC_PSBATT}.
7. V_{CCINT_IO} must be connected to V_{CCBRAM}.
8. Includes V_{CCO} of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/-5%.
9. V_{CCAUX_IO} must be connected to V_{CCAUX}.
10. The lower absolute voltage specification always applies.
11. A total of 200 mA per bank should not be exceeded.
12. Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
13. Xilinx recommends measuring the T_j of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 69](#) and [Table 124](#)) must be accounted for in your design. For example, when using the PL system monitor with an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T_j (100°C – 3°C = 97°C).
14. Devices labeled with the speed/temperature grade of -2LE normally operate under Extended (E) temperature grade specifications with a maximum junction temperature of 100°C. However, E temperature grade devices can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do at 100°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T_j = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.

V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot

Table 6: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for HD I/O Banks⁽¹⁾

| AC Voltage Overshoot | % of UI at -40°C to 100°C | AC Voltage Undershoot | % of UI at -40°C to 100°C |
|-------------------------|---------------------------|-----------------------|---------------------------|
| V _{CCO} + 0.30 | 100% | -0.30 | 100% |
| V _{CCO} + 0.35 | 100% | -0.35 | 90% |
| V _{CCO} + 0.40 | 100% | -0.40 | 78% |
| V _{CCO} + 0.45 | 100% | -0.45 | 40% |
| V _{CCO} + 0.50 | 100% | -0.50 | 24% |
| V _{CCO} + 0.55 | 100% | -0.55 | 18.0% |
| V _{CCO} + 0.60 | 100% | -0.60 | 13.0% |
| V _{CCO} + 0.65 | 100% | -0.65 | 10.8% |
| V _{CCO} + 0.70 | 92% | -0.70 | 9.0% |
| V _{CCO} + 0.75 | 92% | -0.75 | 7.0% |
| V _{CCO} + 0.80 | 92% | -0.80 | 6.0% |
| V _{CCO} + 0.85 | 92% | -0.85 | 5.0% |
| V _{CCO} + 0.90 | 92% | -0.90 | 4.0% |
| V _{CCO} + 0.95 | 92% | -0.95 | 2.5% |

Notes:

1. A total of 200 mA per bank should not be exceeded.

Table 7: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks⁽¹⁾⁽²⁾

| AC Voltage Overshoot | % of UI at -40°C to 100°C | AC Voltage Undershoot | % of UI at -40°C to 100°C |
|-------------------------|---------------------------|-----------------------|---------------------------|
| V _{CCO} + 0.30 | 100% | -0.30 | 100% |
| V _{CCO} + 0.35 | 100% | -0.35 | 100% |
| V _{CCO} + 0.40 | 92% | -0.40 | 92% |
| V _{CCO} + 0.45 | 50% | -0.45 | 50% |
| V _{CCO} + 0.50 | 20% | -0.50 | 20% |
| V _{CCO} + 0.55 | 10% | -0.55 | 10% |
| V _{CCO} + 0.60 | 6% | -0.60 | 6% |
| V _{CCO} + 0.65 | 2% | -0.65 | 2% |
| V _{CCO} + 0.70 | 2% | -0.70 | 2% |

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μ s.

Table 8: V_{PSIN} Maximum Allowed AC Voltage Overshoot and Undershoot for PS I/O Banks⁽¹⁾

| AC Voltage Overshoot | % of UI at -40°C to 100°C | AC Voltage Undershoot | % of UI at -40°C to 100°C |
|------------------------|---------------------------|-----------------------|---------------------------|
| $V_{CCO_PSIO} + 0.30$ | 100% | -0.30 | 100% |
| $V_{CCO_PSIO} + 0.35$ | 100% | -0.35 | 75% |
| $V_{CCO_PSIO} + 0.40$ | 100% | -0.40 | 45% |
| $V_{CCO_PSIO} + 0.45$ | 100% | -0.45 | 40% |
| $V_{CCO_PSIO} + 0.50$ | 75% | -0.50 | 10% |
| $V_{CCO_PSIO} + 0.55$ | 75% | -0.55 | 6% |
| $V_{CCO_PSIO} + 0.60$ | 60% | -0.60 | 2% |
| $V_{CCO_PSIO} + 0.65$ | 30% | -0.65 | 0% |
| $V_{CCO_PSIO} + 0.70$ | 20% | -0.70 | 0% |
| $V_{CCO_PSIO} + 0.75$ | 10% | -0.75 | 0% |
| $V_{CCO_PSIO} + 0.80$ | 10% | -0.80 | 0% |
| $V_{CCO_PSIO} + 0.85$ | 8% | -0.85 | 0% |
| $V_{CCO_PSIO} + 0.90$ | 6% | -0.90 | 0% |
| $V_{CCO_PSIO} + 0.95$ | 6% | -0.95 | 0% |

Notes:

1. A total of 200 mA per bank should not be exceeded.

Quiescent Supply Current

Table 9: Typical Quiescent Supply Current⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

| Symbol | Description | Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units | | |
|------------------------|---|-------------|---|------|-------|------|-------|-------|--|--|
| | | | 0.90V | | 0.85V | | 0.72V | | | |
| | | | -3 | -2 | -1 | -2 | -1 | | | |
| I _{CCINTQ} | Quiescent V _{CCINT} supply current. | XCZU2 | N/A | 393 | 393 | 344 | 344 | mA | | |
| | | XCZU3 | N/A | 393 | 393 | 344 | 344 | mA | | |
| | | XCZU4 | 719 | 684 | 684 | 601 | 601 | mA | | |
| | | XCZU5 | 719 | 684 | 684 | 601 | 601 | mA | | |
| | | XCZU6 | 1629 | 1549 | 1549 | 1358 | 1358 | mA | | |
| | | XCZU7 | 1263 | 1201 | 1201 | 1055 | 1055 | mA | | |
| | | XCZU9 | 1629 | 1549 | 1549 | 1358 | 1358 | mA | | |
| | | XCZU11 | 1786 | 1699 | 1699 | 1491 | 1491 | mA | | |
| | | XCZU15 | 1987 | 1890 | 1890 | 1660 | 1660 | mA | | |
| | | XCZU17 | 2728 | 2594 | 2594 | 2275 | 2275 | mA | | |
| I _{CCINT_IOQ} | Quiescent V _{CCINT_IO} supply current. | XCZU19 | 2728 | 2594 | 2594 | 2275 | 2275 | mA | | |
| | | XCZU2 | N/A | 44 | 44 | 44 | 44 | mA | | |
| | | XCZU3 | N/A | 44 | 44 | 44 | 44 | mA | | |
| | | XCZU4 | 61 | 59 | 59 | 59 | 59 | mA | | |
| | | XCZU5 | 61 | 59 | 59 | 59 | 59 | mA | | |
| | | XCZU6 | 61 | 59 | 59 | 59 | 59 | mA | | |
| | | XCZU7 | 120 | 115 | 115 | 115 | 115 | mA | | |
| | | XCZU9 | 61 | 59 | 59 | 59 | 59 | mA | | |
| | | XCZU11 | 120 | 115 | 115 | 115 | 115 | mA | | |
| | | XCZU15 | 61 | 59 | 59 | 59 | 59 | mA | | |
| I _{CCOQ} | Quiescent V _{CCO} supply current. | XCZU17 | 164 | 158 | 158 | 158 | 158 | mA | | |
| | | XCZU19 | 164 | 158 | 158 | 158 | 158 | mA | | |
| I _{CCAUXQ} | Quiescent V _{CCAUX} supply current. | All devices | 1 | 1 | 1 | 1 | 1 | mA | | |
| | | XCZU2 | N/A | 55 | 55 | 55 | 55 | mA | | |
| | | XCZU3 | N/A | 55 | 55 | 55 | 55 | mA | | |
| | | XCZU4 | 90 | 90 | 90 | 90 | 90 | mA | | |
| | | XCZU5 | 90 | 90 | 90 | 90 | 90 | mA | | |
| | | XCZU6 | 227 | 227 | 227 | 227 | 227 | mA | | |
| | | XCZU7 | 174 | 174 | 174 | 174 | 174 | mA | | |
| | | XCZU9 | 227 | 227 | 227 | 227 | 227 | mA | | |
| | | XCZU11 | 255 | 255 | 255 | 255 | 255 | mA | | |
| | | XCZU15 | 266 | 266 | 266 | 266 | 266 | mA | | |
| | | XCZU17 | 396 | 396 | 396 | 396 | 396 | mA | | |
| | | XCZU19 | 396 | 396 | 396 | 396 | 396 | mA | | |

Table 26: Speed Grade Designations by Device (Cont'd)

| Device | Speed Grade, Temperature Ranges, and V _{CCINT} Operating Voltages | | |
|----------|--|-------------|------------|
| | Advance | Preliminary | Production |
| XCZU11EG | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU15EG | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU17EG | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU19EG | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |

Notes:

1. The lowest power -1L and -2L devices, where V_{CCINT} = 0.72V, are listed in the Vivado Design Suite as -1LV and -2LV respectively.

PS Switching Characteristics

PS Clocks

Table 34: PS Reference Clock Requirements⁽¹⁾

| Symbol | Description | Min | Typ | Max | Units |
|------------------------|--|-----|-----|------|-------|
| T _{RMSJPSCLK} | PS_REF_CLK input RMS clock jitter. | – | – | 3 | ps |
| T _{PJPSCLK} | PS_REF_CLK input period jitter (peak-to-peak). Number of clock cycles = 10,000 | – | – | 50 | ps |
| T _{DCPSCLK} | PS_REF_CLK duty cycle. | 45 | – | 55 | % |
| T _{RFPSCLK} | PS_REF_CLK rise time (20%–80%) and fall time (80%–20%). | – | – | 2.22 | ns |
| F _{PSCLK} | PS_REF_CLK frequency. | 27 | – | 60 | MHz |

Notes:

1. The values in this table are applicable to alternative PS reference clock inputs ALT_REF_CLK, AUX_REF_CLK, and VIDEO_CLK.

Table 35: PS RTC Crystal Requirements⁽¹⁾

| Symbol | Description | Min | Typ | Max | Units |
|---------------------|--|-----|------|-----|-------|
| F _{XTAL} | Parallel resonance crystal frequency. | – | 32.8 | – | KHz |
| T _{FTXTAL} | Frequency tolerance. | –20 | – | 20 | ppm |
| C _{XTAL} | Load capacitance for crystal parallel resonance. | – | 12.5 | – | pF |
| R _{ESR} | Crystal ESR (16.8 and 19.2 MHz). | – | 70 | – | KΩ |
| C _{SHUNT} | Crystal shunt capacitance. | – | 1.4 | – | pF |

Notes:

1. Required board components: Feedback resistor = 4.7 MΩ, PCB and pad capacitance = 1.5 pF, C₁ and C₂ capacitance = 21 pF.

Table 36: PS PLL Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|--------------------------|-------------------------------|-------------|------|------|-------|
| | | -3 | -2 | -1 | |
| F _{LOCKPSPLL} | PLL maximum lock time. | 100 | 100 | 100 | μs |
| F _{PSPLLMAX} | PLL maximum output frequency. | 1600 | 1600 | 1600 | MHz |
| F _{PSPLLMIN} | PLL minimum output frequency. | 750 | 750 | 750 | MHz |
| F _{PSPLLVCOMAX} | PLL maximum VCO frequency. | 3000 | 3000 | 3000 | MHz |
| F _{PSPLLVCOMIN} | PLL minimum VCO frequency. | 1500 | 1500 | 1500 | MHz |

PS DAP Interface

Table 50: DAP Interface⁽¹⁾

| Symbol | Description ⁽²⁾ | Min | Max | Units |
|----------------------|----------------------------|-----|-------|-------|
| T _{PDAPDCK} | PS DAP input setup time. | 3.0 | – | ns |
| T _{PDAPCKD} | PS DAP input hold time. | 2.0 | – | ns |
| T _{PDAPCKO} | PS DAP clock to out delay. | – | 10.86 | ns |
| T _{PDAPCLK} | PS DAP clock frequency. | – | 44 | MHz |

Notes:

1. The test conditions are configured to the LVCMS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. PS DAP interface signals connect to MIO pins.

PS UART Interface

Table 51: UART Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|---------------------------|---------------------------------|-----|------|-------|
| BAUD _{TXMAX} | Transmit baud rate. | – | 6.25 | Mb/s |
| BAUD _{RXMAX} | Receive baud rate. | – | 6.25 | Mb/s |
| F _{UART_REF_CLK} | UART reference clock frequency. | – | 100 | MHz |

Notes:

1. The test conditions are configured to the LVCMS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

PS General Purpose I/O Interface

Table 52: General Purpose I/O (GPIO) Interface

| Symbol | Description | Min | Max | Units |
|----------------------|-------------------------|---------------------------------------|-----|-------|
| T _{PWGPIOH} | Input High pulse width. | 10 x 1/F _{LPD_LSBUS_CTRLMAX} | – | μs |
| T _{PWGPIOL} | Input Low pulse width. | 10 x 1/F _{LPD_LSBUS_CTRLMAX} | – | μs |

PS Trace Interface

Table 53: Trace Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|-----------------------|---|------|-----|-------|
| T _{TCECKO} | Trace clock to output delay, all outputs. | –0.5 | 0.5 | ns |
| T _{DCTCECLK} | Trace clock duty cycle. | 45 | 55 | % |
| F _{TCECLK} | Trace clock frequency. | – | 125 | MHz |

Notes:

1. The test conditions are configured to the LVCMS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 67: USB 3.0 Protocol Characteristics (PS-GTR Transceivers)

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units |
|---|----------------------------------|------------------|-----|------|-------|
| USB 3.0 Transmitter Jitter Generation | | | | | |
| USB 3.0 | Total transmitter jitter. | 5000 | – | 0.66 | UI |
| USB 3.0 Receiver High Frequency Jitter Tolerance | | | | | |
| USB 3.0 | Total receiver jitter tolerance. | 5000 | 0.2 | – | UI |

Table 68: Serial-GMII Protocol Characteristics (PS-GTR Transceivers)

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units |
|---|-----------------------------------|------------------|------|------|-------|
| Serial-GMII Transmitter Jitter Generation | | | | | |
| SGMII | Deterministic transmitter jitter. | 1250 | – | 0.25 | UI |
| Serial-GMII Receiver High Frequency Jitter Tolerance | | | | | |
| SGMII | Total receiver jitter tolerance. | 1250 | 0.25 | – | UI |

PS System Monitor Specifications

Table 69: PS SYSMON Specifications

| Parameter | Comments | Conditions | Min | Typ | Max | Units |
|--|--|--------------------------------------|-----|-----------|-----------|------------|
| $V_{CC_PSADC} = 1.8V \pm 3\%$, $T_j = -40^\circ C$ to $100^\circ C$, typical values at $T_j = 40^\circ C$ | | | | | | |
| ADC Accuracy ($T_j = -55^\circ C$ to $125^\circ C$) ⁽¹⁾ | | | | | | |
| Resolution | | 10 | – | – | – | Bits |
| Sample rate | | – | – | 1 | – | MS/s |
| RMS code noise | On-chip reference | – | 1 | – | – | LSBs |
| On-Chip Sensor Accuracy | | | | | | |
| Temperature sensor error | $T_j = -55^\circ C$ to $110^\circ C$ | – | – | ± 3.5 | – | $^\circ C$ |
| | $T_j = 110^\circ C$ to $125^\circ C$ | – | – | ± 5 | – | $^\circ C$ |
| Supply sensor error ⁽²⁾ | Supply voltages less than or electrically connected to V_{CC_PSADC} . | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 1 | % |
| | Supply voltages nominally at 1.8V but with the potential to go above V_{CC_PSADC} . | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 1.5 | % |
| | Supply voltages nominally in the 2.0V to 3.3V range. | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 2.5 | % |

Notes:

1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
2. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.

Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standards | T _{INBUF_DELAY_PAD_I} | | | | | T _{OUTBUF_DELAY_O_PAD} | | | | | T _{OUTBUF_DELAY_TD_PAD} | | | | | Units |
|------------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|---------|---------|---------|---------|-------|
| | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | |
| | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | |
| LVCMOS18_F_8 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.573 | 0.573 | 0.600 | 0.573 | 0.600 | 0.733 | 0.733 | 0.767 | 0.733 | 0.767 | ns |
| LVCMOS18_M_12 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.640 | 0.640 | 0.678 | 0.640 | 0.678 | 0.670 | 0.670 | 0.709 | 0.670 | 0.709 | ns |
| LVCMOS18_M_2 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.798 | 0.798 | 0.822 | 0.798 | 0.822 | 0.991 | 0.991 | 1.016 | 0.991 | 1.016 | ns |
| LVCMOS18_M_4 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.664 | 0.664 | 0.693 | 0.664 | 0.693 | 0.798 | 0.798 | 0.836 | 0.798 | 0.836 | ns |
| LVCMOS18_M_6 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.629 | 0.629 | 0.663 | 0.629 | 0.663 | 0.735 | 0.735 | 0.775 | 0.735 | 0.775 | ns |
| LVCMOS18_M_8 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.626 | 0.626 | 0.661 | 0.626 | 0.661 | 0.705 | 0.705 | 0.746 | 0.705 | 0.746 | ns |
| LVCMOS18_S_12 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.795 | 0.795 | 0.861 | 0.795 | 0.861 | 0.683 | 0.683 | 0.721 | 0.683 | 0.721 | ns |
| LVCMOS18_S_2 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.862 | 0.862 | 0.897 | 0.862 | 0.897 | 1.076 | 1.076 | 1.098 | 1.076 | 1.098 | ns |
| LVCMOS18_S_4 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.716 | 0.716 | 0.758 | 0.716 | 0.758 | 0.829 | 0.829 | 0.872 | 0.829 | 0.872 | ns |
| LVCMOS18_S_6 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.682 | 0.682 | 0.724 | 0.682 | 0.724 | 0.724 | 0.724 | 0.762 | 0.724 | 0.762 | ns |
| LVCMOS18_S_8 | 0.418 | 0.418 | 0.445 | 0.418 | 0.445 | 0.707 | 0.707 | 0.760 | 0.707 | 0.760 | 0.709 | 0.709 | 0.745 | 0.709 | 0.745 | ns |
| LVDCI_15_F | 0.425 | 0.425 | 0.462 | 0.425 | 0.462 | 0.426 | 0.426 | 0.443 | 0.426 | 0.443 | 0.548 | 0.548 | 0.581 | 0.548 | 0.581 | ns |
| LVDCI_15_M | 0.425 | 0.425 | 0.462 | 0.425 | 0.462 | 0.553 | 0.553 | 0.582 | 0.553 | 0.582 | 0.645 | 0.645 | 0.685 | 0.645 | 0.685 | ns |
| LVDCI_15_S | 0.425 | 0.425 | 0.462 | 0.425 | 0.462 | 0.749 | 0.749 | 0.803 | 0.749 | 0.803 | 0.821 | 0.821 | 0.890 | 0.821 | 0.890 | ns |
| LVDCI_18_F | 0.414 | 0.414 | 0.447 | 0.414 | 0.447 | 0.441 | 0.441 | 0.459 | 0.441 | 0.459 | 0.560 | 0.560 | 0.589 | 0.560 | 0.589 | ns |
| LVDCI_18_M | 0.414 | 0.414 | 0.447 | 0.414 | 0.447 | 0.554 | 0.554 | 0.585 | 0.554 | 0.585 | 0.644 | 0.644 | 0.683 | 0.644 | 0.683 | ns |
| LVDCI_18_S | 0.414 | 0.414 | 0.447 | 0.414 | 0.447 | 0.760 | 0.760 | 0.818 | 0.760 | 0.818 | 0.837 | 0.837 | 0.899 | 0.837 | 0.899 | ns |
| LVDS | 0.539 | 0.539 | 0.620 | 0.539 | 0.620 | 0.626 | 0.626 | 0.662 | 0.626 | 0.662 | 960.447 | 960.447 | 960.447 | 960.447 | 960.447 | ns |
| MIPI_DPHY_DCI_HS | 0.386 | 0.386 | 0.415 | 0.386 | 0.415 | 0.502 | 0.502 | 0.522 | 0.502 | 0.522 | N/A | N/A | N/A | N/A | N/A | ns |
| MIPI_DPHY_DCI_LP | 8.438 | 8.438 | 8.792 | 8.438 | 8.792 | 0.914 | 0.914 | 0.937 | 0.914 | 0.937 | N/A | N/A | N/A | N/A | N/A | ns |
| POD10_DCI_F | 0.408 | 0.408 | 0.430 | 0.408 | 0.430 | 0.425 | 0.425 | 0.444 | 0.425 | 0.444 | 0.555 | 0.555 | 0.584 | 0.555 | 0.584 | ns |
| POD10_DCI_M | 0.408 | 0.408 | 0.430 | 0.408 | 0.430 | 0.542 | 0.542 | 0.571 | 0.542 | 0.571 | 0.640 | 0.640 | 0.681 | 0.640 | 0.681 | ns |
| POD10_DCI_S | 0.408 | 0.408 | 0.430 | 0.408 | 0.430 | 0.754 | 0.754 | 0.815 | 0.754 | 0.815 | 0.850 | 0.850 | 0.917 | 0.850 | 0.917 | ns |
| POD10_F | 0.407 | 0.407 | 0.430 | 0.407 | 0.430 | 0.438 | 0.438 | 0.459 | 0.438 | 0.459 | 0.569 | 0.569 | 0.601 | 0.569 | 0.601 | ns |
| POD10_M | 0.407 | 0.407 | 0.430 | 0.407 | 0.430 | 0.538 | 0.538 | 0.568 | 0.538 | 0.568 | 0.630 | 0.630 | 0.667 | 0.630 | 0.667 | ns |
| POD10_S | 0.407 | 0.407 | 0.430 | 0.407 | 0.430 | 0.766 | 0.766 | 0.821 | 0.766 | 0.821 | 0.836 | 0.836 | 0.894 | 0.836 | 0.894 | ns |
| POD12_DCI_F | 0.409 | 0.409 | 0.431 | 0.409 | 0.431 | 0.425 | 0.425 | 0.443 | 0.425 | 0.443 | 0.558 | 0.558 | 0.586 | 0.558 | 0.586 | ns |
| POD12_DCI_M | 0.409 | 0.409 | 0.431 | 0.409 | 0.431 | 0.543 | 0.543 | 0.572 | 0.543 | 0.572 | 0.638 | 0.638 | 0.678 | 0.638 | 0.678 | ns |
| POD12_DCI_S | 0.409 | 0.409 | 0.431 | 0.409 | 0.431 | 0.772 | 0.772 | 0.822 | 0.772 | 0.822 | 0.862 | 0.862 | 0.929 | 0.862 | 0.929 | ns |
| POD12_F | 0.409 | 0.409 | 0.431 | 0.409 | 0.431 | 0.455 | 0.455 | 0.476 | 0.455 | 0.476 | 0.595 | 0.595 | 0.626 | 0.595 | 0.626 | ns |
| POD12_M | 0.409 | 0.409 | 0.431 | 0.409 | 0.431 | 0.551 | 0.551 | 0.582 | 0.551 | 0.582 | 0.641 | 0.641 | 0.679 | 0.641 | 0.679 | ns |
| POD12_S | 0.409 | 0.409 | 0.431 | 0.409 | 0.431 | 0.767 | 0.767 | 0.817 | 0.767 | 0.817 | 0.832 | 0.832 | 0.889 | 0.832 | 0.889 | ns |
| SLVS_400_18 | 0.539 | 0.539 | 0.620 | 0.539 | 0.620 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| SSTL12_DCI_F | 0.381 | 0.381 | 0.399 | 0.381 | 0.399 | 0.425 | 0.425 | 0.443 | 0.425 | 0.443 | 0.558 | 0.558 | 0.586 | 0.558 | 0.586 | ns |
| SSTL12_DCI_M | 0.381 | 0.381 | 0.399 | 0.381 | 0.399 | 0.557 | 0.557 | 0.587 | 0.557 | 0.587 | 0.654 | 0.654 | 0.694 | 0.654 | 0.694 | ns |
| SSTL12_DCI_S | 0.381 | 0.381 | 0.399 | 0.381 | 0.399 | 0.754 | 0.754 | 0.803 | 0.754 | 0.803 | 0.842 | 0.842 | 0.908 | 0.842 | 0.908 | ns |
| SSTL12_F | 0.403 | 0.403 | 0.403 | 0.403 | 0.403 | 0.412 | 0.412 | 0.430 | 0.412 | 0.430 | 0.538 | 0.538 | 0.566 | 0.538 | 0.566 | ns |
| SSTL12_M | 0.403 | 0.403 | 0.403 | 0.403 | 0.403 | 0.553 | 0.553 | 0.584 | 0.553 | 0.584 | 0.641 | 0.641 | 0.676 | 0.641 | 0.676 | ns |
| SSTL12_S | 0.403 | 0.403 | 0.403 | 0.403 | 0.403 | 0.758 | 0.758 | 0.808 | 0.758 | 0.808 | 0.823 | 0.823 | 0.879 | 0.823 | 0.879 | ns |
| SSTL135_DCI_F | 0.366 | 0.366 | 0.399 | 0.366 | 0.399 | 0.411 | 0.411 | 0.428 | 0.411 | 0.428 | 0.537 | 0.537 | 0.565 | 0.537 | 0.565 | ns |
| SSTL135_DCI_M | 0.366 | 0.366 | 0.399 | 0.366 | 0.399 | 0.551 | 0.551 | 0.582 | 0.551 | 0.582 | 0.645 | 0.645 | 0.685 | 0.645 | 0.685 | ns |

Table 85: MMCM Specification (Cont'd)

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units | |
|------------------------------|-----------------------------|--|-------|-----|-------|-----|-------|--|
| | | 0.90V | 0.85V | | 0.72V | | | |
| | | -3 | -2 | -1 | -2 | -1 | | |
| MMCM_F _{DPRCLK_MAX} | Maximum DRP clock frequency | 250 | 250 | 250 | 250 | 250 | MHz | |

Notes:

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as F_{VCO}/128 assuming output duty cycle is 50%.

Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in [Table 87](#) through [Table 89](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 87: Global Clock Input to Output Delay Without MMCM (Near Clock Region)

| Symbol | Description | Device | Speed Grade and V_{CCINT} Operating Voltages | | | | | Units | |
|--|---|--------|--|-------|------|-------|------|-------|--|
| | | | 0.90V | 0.85V | | 0.72V | | | |
| | | | -3 | -2 | -1 | -2 | -1 | | |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM. | | | | | | | | | |
| TICKOF | Global clock input and output flip-flop <i>without</i> MMCM (near clock region). | XCZU2 | N/A | 4.90 | 5.28 | 5.35 | 5.61 | ns | |
| | | XCZU3 | N/A | 4.90 | 5.28 | 5.35 | 5.61 | ns | |
| | | XCZU4 | 4.89 | 5.83 | 6.36 | 6.00 | 6.79 | ns | |
| | | XCZU5 | 4.89 | 5.83 | 6.36 | 6.00 | 6.79 | ns | |
| | | XCZU6 | 5.00 | 5.91 | 6.35 | 6.66 | 7.09 | ns | |
| | | XCZU7 | 5.39 | 6.54 | 7.01 | 7.16 | 7.62 | ns | |
| | | XCZU9 | 5.00 | 5.91 | 6.35 | 6.66 | 7.09 | ns | |
| | | XCZU11 | 5.82 | 6.96 | 7.61 | 7.19 | 8.36 | ns | |
| | | XCZU15 | 5.15 | 6.09 | 6.55 | 6.90 | 7.38 | ns | |
| | | XCZU17 | 5.72 | 6.90 | 7.40 | 7.62 | 8.07 | ns | |
| | | XCZU19 | 5.72 | 6.90 | 7.40 | 7.62 | 8.07 | ns | |

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 88: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

| Symbol | Description | Device | Speed Grade and V_{CCINT} Operating Voltages | | | | | Units | |
|--|--|--------|--|-------|------|-------|------|-------|--|
| | | | 0.90V | 0.85V | | 0.72V | | | |
| | | | -3 | -2 | -1 | -2 | -1 | | |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM. | | | | | | | | | |
| TICKOF_FAR | Global clock input and output flip-flop without MMCM (far clock region). | XCZU2 | N/A | 5.27 | 5.68 | 5.80 | 6.13 | ns | |
| | | XCZU3 | N/A | 5.27 | 5.68 | 5.80 | 6.13 | ns | |
| | | XCZU4 | 5.07 | 6.06 | 6.61 | 6.23 | 7.10 | ns | |
| | | XCZU5 | 5.07 | 6.06 | 6.61 | 6.23 | 7.10 | ns | |
| | | XCZU6 | 5.38 | 6.49 | 6.97 | 7.14 | 7.59 | ns | |
| | | XCZU7 | 5.39 | 6.54 | 7.01 | 7.16 | 7.62 | ns | |
| | | XCZU9 | 5.38 | 6.49 | 6.97 | 7.14 | 7.59 | ns | |
| | | XCZU11 | 6.18 | 7.41 | 8.11 | 7.66 | 8.99 | ns | |
| | | XCZU15 | 5.38 | 6.49 | 6.96 | 7.19 | 7.71 | ns | |
| | | XCZU17 | 6.21 | 7.53 | 8.07 | 8.36 | 8.90 | ns | |
| | | XCZU19 | 6.21 | 7.53 | 8.07 | 8.36 | 8.90 | ns | |

Notes:


1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 89: Global Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade and V_{CCINT} Operating Voltages | | | | | Units | |
|---|--|--------|--|-------|------|-------|------|-------|--|
| | | | 0.90V | 0.85V | | 0.72V | | | |
| | | | -3 | -2 | -1 | -2 | -1 | | |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM. | | | | | | | | | |
| TICKOFMMCMCC | Global clock input and output flip-flop with MMCM. | XCZU2 | N/A | 2.22 | 2.43 | 2.96 | 2.94 | ns | |
| | | XCZU3 | N/A | 2.22 | 2.43 | 2.96 | 2.94 | ns | |
| | | XCZU4 | 2.47 | 2.47 | 2.78 | 3.04 | 3.35 | ns | |
| | | XCZU5 | 2.47 | 2.47 | 2.78 | 3.04 | 3.35 | ns | |
| | | XCZU6 | 2.15 | 2.15 | 2.36 | 2.86 | 2.86 | ns | |
| | | XCZU7 | 2.32 | 2.32 | 2.57 | 3.06 | 3.13 | ns | |
| | | XCZU9 | 2.15 | 2.15 | 2.36 | 2.86 | 2.86 | ns | |
| | | XCZU11 | 2.64 | 2.64 | 2.96 | 3.25 | 3.55 | ns | |
| | | XCZU15 | 2.18 | 2.18 | 2.38 | 2.88 | 2.90 | ns | |
| | | XCZU17 | 2.44 | 2.44 | 2.66 | 3.19 | 3.17 | ns | |
| | | XCZU19 | 2.44 | 2.44 | 2.66 | 3.19 | 3.17 | ns | |


Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.



X16653-101316

Figure 3: Single-Ended Peak-to-Peak Voltage



X16639-101316

Figure 4: Differential Peak-to-Peak Voltage

[Table 95](#) and [Table 96](#) summarize the DC specifications of the GTH transceivers input and output clocks in Zynq UltraScale+ MPSoC. Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further details.

Table 95: GTH Transceiver Clock Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|--|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage. | 250 | — | 2000 | mV |
| R_{IN} | Differential input resistance. | — | 100 | — | Ω |
| C_{EXT} | Required external AC coupling capacitor. | — | 10 | — | nF |

Table 96: GTH Transceiver Clock Output Level Specification

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-------------|--|--|-----|-----|-----|-------|
| V_{OL} | Output Low voltage for P and N. | $R_T = 100\Omega$ across P and N signals | 100 | — | 330 | mV |
| V_{OH} | Output High voltage for P and N. | $R_T = 100\Omega$ across P and N signals | 500 | — | 700 | mV |
| V_{DDOUT} | Differential output voltage. (P-N), P = High (N-P), N = High | $R_T = 100\Omega$ across P and N signals | 300 | — | 430 | mV |
| V_{CMOUT} | Common mode voltage. | $R_T = 100\Omega$ across P and N signals | 300 | — | 500 | mV |

GTH Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further information.

Table 97: GTH Transceiver Performance

| Symbol | Description | Output Divider | Speed Grade and V _{CCINT} Operating Voltages | | | | | | | | Units | |
|--------------------------|--|----------------|---|-----------------------|--------|--------|---------|--------|--------|--------|--------------------|--|
| | | | 0.90V | | 0.85V | | | 0.72V | | | | |
| | | | -3 | -2 | -1 | -2 | -1 | | | | | |
| F _{GTHMAX} | GTH maximum line rate. | | 16.375 ⁽¹⁾ | 16.375 ⁽¹⁾ | 12.5 | 12.5 | 10.3125 | Gb/s | | | | |
| F _{GTHMIN} | GTH minimum line rate. | | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | Gb/s | | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| F _{GTHCRANGE} | CPLL line rate range ⁽²⁾ . | 1 | 4 | 12.5 | 4 | 12.5 | 4 | 8.5 | 4 | 8.5 | Gb/s | |
| | | 2 | 2 | 6.25 | 2 | 6.25 | 2 | 4.25 | 2 | 4.25 | Gb/s | |
| | | 4 | 1 | 3.125 | 1 | 3.125 | 1 | 2.125 | 1 | 2.125 | Gb/s | |
| | | 8 | 0.5 | 1.5625 | 0.5 | 1.5625 | 0.5 | 1.0625 | 0.5 | 1.0625 | Gb/s | |
| | | 16 | | | | | N/A | | | | Gb/s | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| F _{GTHQRANGE1} | QPLL0 line rate range ⁽³⁾ . | 1 | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 12.5 | 9.8 | 12.5 | 10.3125 Gb/s | |
| | | 2 | 4.9 | 8.1875 | 4.9 | 8.1875 | 4.9 | 8.15 | 4.9 | 8.1875 | 4.9 8.15 Gb/s | |
| | | 4 | 2.45 | 4.0938 | 2.45 | 4.0938 | 2.45 | 4.075 | 2.45 | 4.0938 | 2.45 4.075 Gb/s | |
| | | 8 | 1.225 | 2.0469 | 1.225 | 2.0469 | 1.225 | 2.0375 | 1.225 | 2.0469 | 1.225 2.0375 Gb/s | |
| | | 16 | 0.6125 | 1.0234 | 0.6125 | 1.0234 | 0.6125 | 1.0188 | 0.6125 | 1.0234 | 0.6125 1.0188 Gb/s | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| F _{GTHQRANGE2} | QPLL1 line rate range ⁽⁴⁾ . | 1 | 8.0 | 13.0 | 8.0 | 13.0 | 8.0 | 12.5 | 8.0 | 12.5 | 10.3125 Gb/s | |
| | | 2 | 4.0 | 6.5 | 4.0 | 6.5 | 4.0 | 6.5 | 4.0 | 6.5 | 4.0 6.5 Gb/s | |
| | | 4 | 2.0 | 3.25 | 2.0 | 3.25 | 2.0 | 3.25 | 2.0 | 3.25 | 2.0 3.25 Gb/s | |
| | | 8 | 1.0 | 1.625 | 1.0 | 1.625 | 1.0 | 1.625 | 1.0 | 1.625 | 1.0 1.625 Gb/s | |
| | | 16 | 0.5 | 0.8125 | 0.5 | 0.8125 | 0.5 | 0.8125 | 0.5 | 0.8125 | 0.5 0.8125 Gb/s | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| F _{CPLL RANGE} | CPLL frequency range. | 2 | 6.25 | 2 | 6.25 | 2 | 4.25 | 2 | 4.25 | 2 | 4.25 GHz | |
| F _{QPLL0 RANGE} | QPLL0 frequency range. | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 16.375 GHz | |
| F _{QPLL1 RANGE} | QPLL1 frequency range. | 8 | 13 | 8 | 13 | 8 | 13 | 8 | 13 | 8 | 13 GHz | |

Notes:


1. GTH transceiver line rates in the SFVC784 package support data rates up to 12.5 Gb/s.
2. The values listed are the rounded results of the calculated equation (2 x CPLL_Frequency)/Output_Divider.
3. The values listed are the rounded results of the calculated equation (QPLL0_Frequency)/Output_Divider.
4. The values listed are the rounded results of the calculated equation (QPLL1_Frequency)/Output_Divider.

Table 98: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | All Speed Grades | Units |
|------------------------|------------------------------|------------------|-------|
| F _{GTHDRPCLK} | GTHDRPCLK maximum frequency. | 250 | MHz |


Table 103: GTH Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|----------------------------|--|--------------------------|-------|-----|---------------------|-------|
| F _{GTHTX} | Serial data rate range | | 0.500 | – | F _{GTHMAX} | Gb/s |
| T _{RTX} | TX rise time | 20%–80% | – | 21 | – | ps |
| T _{FTX} | TX fall time | 80%–20% | – | 21 | – | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | – | – | 500.00 | ps |
| T _{J16.375} | Total jitter ⁽²⁾⁽⁴⁾ | 16.375 Gb/s | – | – | 0.28 | UI |
| D _{J16.375} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J15.0} | Total jitter ⁽²⁾⁽⁴⁾ | 15.0 Gb/s | – | – | 0.28 | UI |
| D _{J15.0} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.1 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.025 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J13.1} | Total jitter ⁽²⁾⁽⁴⁾ | 13.1 Gb/s | – | – | 0.28 | UI |
| D _{J13.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.28 | UI |
| D _{J12.5_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.33 | UI |
| D _{J12.5_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J11.3_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 11.3 Gb/s | – | – | 0.28 | UI |
| D _{J11.3_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.28 | UI |
| D _{J10.3125_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.33 | UI |
| D _{J10.3125_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.28 | UI |
| D _{J9.953_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.33 | UI |
| D _{J9.953_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J8.0} | Total jitter ⁽³⁾⁽⁴⁾ | 8.0 Gb/s | – | – | 0.32 | UI |
| D _{J8.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J6.6} | Total jitter ⁽³⁾⁽⁴⁾ | 6.6 Gb/s | – | – | 0.30 | UI |
| D _{J6.6} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J5.0} | Total jitter ⁽³⁾⁽⁴⁾ | 5.0 Gb/s | – | – | 0.30 | UI |
| D _{J5.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J4.25} | Total jitter ⁽³⁾⁽⁴⁾ | 4.25 Gb/s | – | – | 0.30 | UI |
| D _{J4.25} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J4.0} | Total jitter ⁽³⁾⁽⁴⁾ | 4.0 Gb/s | – | – | 0.32 | UI |
| D _{J4.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.16 | UI |
| T _{J3.20} | Total jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁵⁾ | – | – | 0.20 | UI |
| D _{J3.20} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.10 | UI |



X16653-101316

Figure 5: Single-Ended Peak-to-Peak Voltage



X16639-101316

Figure 6: Differential Peak-to-Peak Voltage

[Table 107](#) and [Table 108](#) summarize the DC specifications of the clock input of the GTY transceivers in Zynq UltraScale+ MPSoCs. Consult the *UltraScale Architecture GTY Transceiver User Guide (UG578)* for further details.

Table 107: GTY Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|---|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage | 250 | — | 2000 | mV |
| R_{IN} | Differential input resistance | — | 100 | — | Ω |
| C_{EXT} | Required external AC coupling capacitor | — | 10 | — | nF |

Table 108: GTY Transceiver Clock Output Level Specification

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-------------|---|--|-----|-----|-----|-------|
| V_{OL} | Output Low voltage for P and N | $R_T = 100\Omega$ across P and N signals | 100 | — | 330 | mV |
| V_{OH} | Output High voltage for P and N | $R_T = 100\Omega$ across P and N signals | 500 | — | 700 | mV |
| V_{DDOUT} | Differential output voltage (P-N), P = High (N-P), N = High | $R_T = 100\Omega$ across P and N signals | 300 | — | 430 | mV |
| V_{CMOUT} | Common mode voltage | $R_T = 100\Omega$ across P and N signals | 300 | — | 500 | mV |

Table 110: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | All Speed Grades | | | Units |
|-----------------|------------------------------|------------------|--|--|-------|
| $F_{GTYDRPCLK}$ | GTYDRPCLK maximum frequency. | 250 | | | MHz |

Table 111: GTY Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|----------------------------------|----------------------|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range. | | 60 | — | 820 | MHz |
| T_{RCLK} | Reference clock rise time. | 20% – 80% | — | 200 | — | ps |
| T_{FCLK} | Reference clock fall time. | 80% – 20% | — | 200 | — | ps |
| T_{DCREF} | Reference clock duty cycle. | Transceiver PLL only | 40 | 50 | 60 | % |

Table 112: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask⁽¹⁾

| Symbol | Description | Offset Frequency | Min | Typ | Max | Units |
|---------------------|---|------------------|-----|-----|------|--------|
| $QPLL_{REFCLKMASK}$ | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz. | 10 kHz | — | — | -112 | dBc/Hz |
| | | 100 kHz | — | — | -128 | |
| | | 1 MHz | — | — | -145 | |
| | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz. | 10 kHz | — | — | -103 | dBc/Hz |
| | | 100 kHz | — | — | -123 | |
| | | 1 MHz | — | — | -143 | |
| | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz. | 10 kHz | — | — | -98 | dBc/Hz |
| | | 100 kHz | — | — | -117 | |
| | | 1 MHz | — | — | -140 | |
| $CPLL_{REFCLKMASK}$ | CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz. | 10 kHz | — | — | -112 | dBc/Hz |
| | | 100 kHz | — | — | -128 | |
| | | 1 MHz | — | — | -145 | |
| | | 50 MHz | — | — | -145 | |
| | CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz. | 10 kHz | — | — | -103 | dBc/Hz |
| | | 100 kHz | — | — | -123 | |
| | | 1 MHz | — | — | -143 | |
| | | 50 MHz | — | — | -145 | |
| | CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz. | 10 kHz | — | — | -98 | dBc/Hz |
| | | 100 kHz | — | — | -117 | |
| | | 1 MHz | — | — | -140 | |
| | | 50 MHz | — | — | -144 | |

Notes:

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 115: GTY Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|----------------------------|--|--------------|-------|-----|---------------------|-------|
| F _{GTYTX} | Serial data rate range | | 0.500 | – | F _{GTYMAX} | Gb/s |
| T _{RTX} | TX rise time | 20%–80% | – | 21 | – | ps |
| T _{FTX} | TX fall time | 80%–20% | – | 21 | – | ps |
| T _{LSSKEW} | TX lane-to-lane skew ⁽¹⁾ | | – | – | 500.00 | ps |
| T _{J32.75} | Total jitter ⁽²⁾⁽⁴⁾ | 32.75 Gb/s | – | – | 0.35 | UI |
| D _{J32.75} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.19 | UI |
| T _{J28.21} | Total jitter ⁽²⁾⁽⁴⁾ | 28.21 Gb/s | – | – | 0.28 | UI |
| D _{J28.21} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J16.375} | Total jitter ⁽²⁾⁽⁴⁾ | 16.375 Gb/s | – | – | 0.28 | UI |
| D _{J16.375} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J15.0} | Total jitter ⁽²⁾⁽⁴⁾ | 15.0 Gb/s | – | – | 0.28 | UI |
| D _{J15.0} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.1 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.025 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J13.1} | Total jitter ⁽²⁾⁽⁴⁾ | 13.1 Gb/s | – | – | 0.28 | UI |
| D _{J13.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.28 | UI |
| D _{J12.5_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.33 | UI |
| D _{J12.5_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J11.3_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 11.3 Gb/s | – | – | 0.28 | UI |
| D _{J11.3_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.28 | UI |
| D _{J10.3125_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.33 | UI |
| D _{J10.3125_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.28 | UI |
| D _{J9.953_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.33 | UI |
| D _{J9.953_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J8.0} | Total jitter ⁽³⁾⁽⁴⁾ | 8.0 Gb/s | – | – | 0.32 | UI |
| D _{J8.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J6.6} | Total jitter ⁽³⁾⁽⁴⁾ | 6.6 Gb/s | – | – | 0.30 | UI |
| D _{J6.6} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J5.0} | Total jitter ⁽³⁾⁽⁴⁾ | 5.0 Gb/s | – | – | 0.30 | UI |
| D _{J5.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J4.25} | Total jitter ⁽³⁾⁽⁴⁾ | 4.25 Gb/s | – | – | 0.30 | UI |
| D _{J4.25} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |

Table 116: GTY Transceiver Receiver Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|--|--|-------------------------------------|-------|-----|--------------|-------|
| F_{GTYRX} | Serial data rate | | 0.500 | – | F_{GTYMAX} | Gb/s |
| R_{XSST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated at 33 kHz | -5000 | – | 0 | ppm |
| R_{XRL} | Run length (CID) | | – | – | 256 | UI |
| $R_{XPMMTOL}$ | Data/REFCLK PPM offset tolerance | Bit rates ≤ 6.6 Gb/s | -1250 | – | 1250 | ppm |
| | | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | -700 | – | 700 | ppm |
| | | Bit rates > 8.0 Gb/s | -200 | – | 200 | ppm |
| SJ Jitter Tolerance⁽²⁾ | | | | | | |
| $J_{T_SJ32.75}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 32.75 Gb/s | 0.25 | – | – | UI |
| $J_{T_SJ28.21}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 28.21 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ16.375}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 16.375 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ15.0}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 15.0 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ14.1}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 14.1 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ13.1}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 13.1 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ12.5}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 12.5 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ11.3}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 11.3 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ10.32_QPLL}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 10.32 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ10.32_CPLL}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 10.32 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ9.953_QPLL}$ | Sinusoidal jitter (QPLL) ⁽³⁾ | 9.953 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ9.953_CPLL}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 9.953 Gb/s | 0.30 | – | – | UI |
| $J_{T_SJ8.0}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 8.0 Gb/s | 0.42 | – | – | UI |
| $J_{T_SJ6.6}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 6.6 Gb/s | 0.44 | – | – | UI |
| $J_{T_SJ5.0}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 5.0 Gb/s | 0.44 | – | – | UI |
| $J_{T_SJ4.25}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 4.25 Gb/s | 0.44 | – | – | UI |
| $J_{T_SJ3.2}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 3.2 Gb/s ⁽⁴⁾ | 0.45 | – | – | UI |
| $J_{T_SJ2.5}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 2.5 Gb/s ⁽⁵⁾ | 0.30 | – | – | UI |
| $J_{T_SJ1.25}$ | Sinusoidal jitter (CPLL) ⁽³⁾ | 1.25 Gb/s ⁽⁶⁾ | 0.30 | – | – | UI |
| J_{T_SJ500} | Sinusoidal jitter (CPLL) ⁽³⁾ | 500 Mb/s ⁽⁷⁾ | 0.30 | – | – | UI |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾ | | | | | | |
| $J_{T_TJSE3.2}$ | Total jitter with stressed eye ⁽⁸⁾ | 3.2 Gb/s | 0.70 | – | – | UI |
| | | 6.6 Gb/s | 0.70 | – | – | UI |
| $J_{T_TJSE6.6}$ | Sinusoidal jitter with stressed eye ⁽⁸⁾ | 3.2 Gb/s | 0.10 | – | – | UI |
| | | 6.6 Gb/s | 0.10 | – | – | UI |

Notes:

1. Using RXOUT_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of 10^{-12} .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

Table 119: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | | | | Units | |
|----------------------------|--|---|-------------------|-----------------------|--------|-----|--------|--------------------|-----|---------|--|
| | | 0.90V | | 0.85V | | | 0.72V | | | | |
| | | -3 ⁽¹⁾ | -2 ⁽¹⁾ | -1 | -2 | -1 | | | | | |
| F _{RX_SERDES_CLK} | Receive serializer/deserializer clock | 440.79 | 440.79 | N/A | 402.84 | N/A | | | | MHz | |
| F _{TX_SERDES_CLK} | Transmit serializer/deserializer clock | 440.79 | 440.79 | N/A | 402.84 | N/A | | | | MHz | |
| F _{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | 250.00 | N/A | 250.00 | N/A | | | | MHz | |
| | | Min ⁽²⁾ | Max | Min ⁽²⁾ | Max | Min | Max | Min ⁽²⁾ | Max | Min Max | |
| F _{CORE_CLK} | Interlaken core clock | 412.50 ⁽³⁾ | 479.20 | 412.50 ⁽³⁾ | 479.20 | N/A | 412.50 | 429.69 | N/A | MHz | |
| F _{LBUS_CLK} | Interlaken local bus clock | 300.00 ⁽⁴⁾ | 349.52 | 300.00 ⁽⁴⁾ | 349.52 | N/A | 300.00 | 349.52 | N/A | MHz | |

Notes:

1. 6 x 28.21 mode is only supported in the -2 (V_{CCINT}=0.85V) and -3 (V_{CCINT}=0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

Table 120: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | | Units | | |
|----------------------------|--|---|--------|-------|-----|-----|-------|-------|--|--|
| | | 0.90V | | 0.85V | | | 0.72V | | | |
| | | -3 | -2 | -1 | -2 | -1 | | | | |
| F _{RX_SERDES_CLK} | Receive serializer/deserializer clock | 402.84 | 402.84 | N/A | N/A | N/A | N/A | MHz | | |
| F _{TX_SERDES_CLK} | Transmit serializer/deserializer clock | 402.84 | 402.84 | N/A | N/A | N/A | N/A | MHz | | |
| F _{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | 250.00 | N/A | N/A | N/A | N/A | MHz | | |
| F _{CORE_CLK} | Interlaken core clock | 412.50 | 412.50 | N/A | N/A | N/A | N/A | MHz | | |
| F _{LBUS_CLK} | Interlaken local bus clock | 349.52 | 349.52 | N/A | N/A | N/A | N/A | MHz | | |