




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |                                                                                                                                               |
|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                        |
| Architecture            | MCU, FPGA                                                                                                                                     |
| Core Processor          | Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™, ARM Mali™ -400 MP2                                        |
| Flash Size              | -                                                                                                                                             |
| RAM Size                | 256KB                                                                                                                                         |
| Peripherals             | DMA, WDT                                                                                                                                      |
| Connectivity            | CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG                                                                         |
| Speed                   | 533MHz, 600MHz, 1.3GHz                                                                                                                        |
| Primary Attributes      | Zynq®UltraScale+™ FPGA, 747K+ Logic Cells                                                                                                     |
| Operating Temperature   | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case          | 1156-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package | 1156-FCBGA (35x35)                                                                                                                            |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/xilinx/xczu15eg-2ffvb1156i">https://www.e-xfl.com/product-detail/xilinx/xczu15eg-2ffvb1156i</a> |

**Table 8:  $V_{PSIN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for PS I/O Banks<sup>(1)</sup>**

| AC Voltage Overshoot   | % of UI at $-40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ | AC Voltage Undershoot | % of UI at $-40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ |
|------------------------|-----------------------------------------------------------|-----------------------|-----------------------------------------------------------|
| $V_{CCO\_PSIO} + 0.30$ | 100%                                                      | $-0.30$               | 100%                                                      |
| $V_{CCO\_PSIO} + 0.35$ | 100%                                                      | $-0.35$               | 75%                                                       |
| $V_{CCO\_PSIO} + 0.40$ | 100%                                                      | $-0.40$               | 45%                                                       |
| $V_{CCO\_PSIO} + 0.45$ | 100%                                                      | $-0.45$               | 40%                                                       |
| $V_{CCO\_PSIO} + 0.50$ | 75%                                                       | $-0.50$               | 10%                                                       |
| $V_{CCO\_PSIO} + 0.55$ | 75%                                                       | $-0.55$               | 6%                                                        |
| $V_{CCO\_PSIO} + 0.60$ | 60%                                                       | $-0.60$               | 2%                                                        |
| $V_{CCO\_PSIO} + 0.65$ | 30%                                                       | $-0.65$               | 0%                                                        |
| $V_{CCO\_PSIO} + 0.70$ | 20%                                                       | $-0.70$               | 0%                                                        |
| $V_{CCO\_PSIO} + 0.75$ | 10%                                                       | $-0.75$               | 0%                                                        |
| $V_{CCO\_PSIO} + 0.80$ | 10%                                                       | $-0.80$               | 0%                                                        |
| $V_{CCO\_PSIO} + 0.85$ | 8%                                                        | $-0.85$               | 0%                                                        |
| $V_{CCO\_PSIO} + 0.90$ | 6%                                                        | $-0.90$               | 0%                                                        |
| $V_{CCO\_PSIO} + 0.95$ | 6%                                                        | $-0.95$               | 0%                                                        |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 11: Power Supply Ramp Time (Cont'd)

| Symbol                   | Description                                         | Min | Max | Units |
|--------------------------|-----------------------------------------------------|-----|-----|-------|
| $T_{V_{CCO\_PSDDR}}$     | Ramp time from GND to 95% of $V_{CCO\_PSDDR}$ .     | 0.2 | 40  | ms    |
| $T_{V_{CC\_PSDDR\_PLL}}$ | Ramp time from GND to 95% of $V_{CC\_PSDDR\_PLL}$ . | 0.2 | 40  | ms    |
| $T_{V_{CCO\_PSIO}}$      | Ramp time from GND to 95% of $V_{CCO\_PSIO}$ .      | 0.2 | 40  | ms    |

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

## PS I/O Levels

Table 12: PS MIO and CONFIG DC Input and Output Levels<sup>(1)</sup>

| I/O Standard | $V_{IL}$ |                     | $V_{IH}$            |                        | $V_{OL}$ | $V_{OH}$               | $I_{OL}$ | $I_{OH}$ |
|--------------|----------|---------------------|---------------------|------------------------|----------|------------------------|----------|----------|
|              | V, Min   | V, Max              | V, Min              | V, Max                 | V, Max   | V, Min                 | mA       | mA       |
| LVC MOS33    | -0.300   | 0.800               | 2.000               | $V_{CCO\_PSIO}$        | 0.40     | 2.40                   | 12       | -12      |
| LVC MOS25    | -0.300   | 0.700               | 1.700               | $V_{CCO\_PSIO} + 0.30$ | 0.70     | 1.70                   | 12       | -12      |
| LVC MOS18    | -0.300   | 35% $V_{CCO\_PSIO}$ | 65% $V_{CCO\_PSIO}$ | $V_{CCO\_PSIO} + 0.30$ | 0.45     | $V_{CCO\_PSIO} - 0.45$ | 12       | -12      |

### Notes:

1. Tested according to relevant specifications.

Table 13: PS DDR DC Input and Output Levels<sup>(1)</sup>

| DDR Standard | $V_{IL}$ |                   | $V_{IH}$          |                  | $V_{OL}^{(2)}$                      | $V_{OH}^{(2)}$                      | $I_{OL}$ | $I_{OH}$ |
|--------------|----------|-------------------|-------------------|------------------|-------------------------------------|-------------------------------------|----------|----------|
|              | V, Min   | V, Max            | V, Min            | V, Max           | V, Max                              | V, Min                              | mA       | mA       |
| DDR4         | 0.000    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO\_PSDDR}$ | $0.8 \times V_{CCO\_PSDDR} - 0.150$ | $0.8 \times V_{CCO\_PSDDR} + 0.150$ | 10       | -0.1     |
| LPDDR4       | 0.000    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO\_PSDDR}$ | $0.3 \times V_{CCO\_PSDDR} - 0.150$ | $0.3 \times V_{CCO\_PSDDR} + 0.150$ | 0.1      | -10      |
| DDR3         | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO\_PSDDR}$ | $0.5 \times V_{CCO\_PSDDR} - 0.175$ | $0.5 \times V_{CCO\_PSDDR} + 0.175$ | 8        | -8       |
| LPDDR3       | 0.000    | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO\_PSDDR}$ | $0.5 \times V_{CCO\_PSDDR} - 0.150$ | $0.5 \times V_{CCO\_PSDDR} + 0.150$ | 8        | -8       |
| DDR3L        | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO\_PSDDR}$ | $0.5 \times V_{CCO\_PSDDR} - 0.150$ | $0.5 \times V_{CCO\_PSDDR} + 0.150$ | 8        | -8       |

### Notes:

1. Tested according to relevant specifications.
2. DDR4  $V_{OL}/V_{OH}$  specifications are only applicable for DQ/DQS pins.

Table 15: SelectIO DC Input and Output Levels for HP I/O Banks<sup>(1)(2)(3)</sup>

| I/O Standard                    | V <sub>IL</sub> |                          | V <sub>IH</sub>          |                          | V <sub>OL</sub>             | V <sub>OH</sub>             | I <sub>OL</sub> | I <sub>OH</sub> |
|---------------------------------|-----------------|--------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
|                                 | V, Min          | V, Max                   | V, Min                   | V, Max                   | V, Max                      | V, Min                      | mA              | mA              |
| HSTL_I                          | −0.300          | V <sub>REF</sub> − 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | 0.400                       | V <sub>CCO</sub> − 0.400    | 5.8             | −5.8            |
| HSTL_I_12                       | −0.300          | V <sub>REF</sub> − 0.080 | V <sub>REF</sub> + 0.080 | V <sub>CCO</sub> + 0.300 | 25% V <sub>CCO</sub>        | 75% V <sub>CCO</sub>        | 4.1             | −4.1            |
| HSTL_I_18                       | −0.300          | V <sub>REF</sub> − 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | 0.400                       | V <sub>CCO</sub> − 0.400    | 6.2             | −6.2            |
| HSUL_12                         | −0.300          | V <sub>REF</sub> − 0.130 | V <sub>REF</sub> + 0.130 | V <sub>CCO</sub> + 0.300 | 20% V <sub>CCO</sub>        | 80% V <sub>CCO</sub>        | 0.1             | −0.1            |
| LVC MOS12                       | −0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.400                       | V <sub>CCO</sub> − 0.400    | Note 4          | Note 4          |
| LVC MOS15                       | −0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> − 0.450    | Note 5          | Note 5          |
| LVC MOS18                       | −0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> − 0.450    | Note 5          | Note 5          |
| LVDCI_15                        | −0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> − 0.450    | 7.0             | −7.0            |
| LVDCI_18                        | −0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> − 0.450    | 7.0             | −7.0            |
| SSTL12                          | −0.300          | V <sub>REF</sub> − 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 − 0.150 | V <sub>CCO</sub> /2 + 0.150 | 8.0             | −8.0            |
| SSTL135                         | −0.300          | V <sub>REF</sub> − 0.090 | V <sub>REF</sub> + 0.090 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 − 0.150 | V <sub>CCO</sub> /2 + 0.150 | 9.0             | −9.0            |
| SSTL15                          | −0.300          | V <sub>REF</sub> − 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 − 0.175 | V <sub>CCO</sub> /2 + 0.175 | 10.0            | −10.0           |
| SSTL18_I                        | −0.300          | V <sub>REF</sub> − 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 − 0.470 | V <sub>CCO</sub> /2 + 0.470 | 7.0             | −7.0            |
| MIPI_DPHY_DCI_LP <sup>(6)</sup> | −0.300          | 0.550                    | 0.880                    | V <sub>CCO</sub> + 0.300 | 0.050                       | 1.100                       | 0.01            | −0.01           |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
3. POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
4. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
6. Low-power option for MIPI\_DPHY\_DCI.

Table 16: DC Input Levels for Single-ended POD10 and POD12 I/O Standards<sup>(1)(2)</sup>

| I/O Standard | V <sub>IL</sub> |                          | V <sub>IH</sub>          |                          |
|--------------|-----------------|--------------------------|--------------------------|--------------------------|
|              | V, Min          | V, Max                   | V, Min                   | V, Max                   |
| POD10        | −0.300          | V <sub>REF</sub> − 0.068 | V <sub>REF</sub> + 0.068 | V <sub>CCO</sub> + 0.300 |
| POD12        | −0.300          | V <sub>REF</sub> − 0.068 | V <sub>REF</sub> + 0.068 | V <sub>CCO</sub> + 0.300 |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Table 19: Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks<sup>(1)</sup>

| I/O Standard   | $V_{ICM}$ (V) <sup>(2)</sup> |             |                        | $V_{ID}$ (V) <sup>(3)</sup> |     | $V_{OL}$ (V) <sup>(4)</sup> | $V_{OH}$ (V) <sup>(5)</sup> | $I_{OL}$ | $I_{OH}$ |
|----------------|------------------------------|-------------|------------------------|-----------------------------|-----|-----------------------------|-----------------------------|----------|----------|
|                | Min                          | Typ         | Max                    | Min                         | Max | Max                         | Min                         | mA       | mA       |
| DIFF_HSTL_I    | 0.680                        | $V_{CCO}/2$ | $(V_{CCO}/2) + 0.150$  | 0.100                       | –   | 0.400                       | $V_{CCO} - 0.400$           | 5.8      | –5.8     |
| DIFF_HSTL_I_12 | $0.400 \times V_{CCO}$       | $V_{CCO}/2$ | $0.600 \times V_{CCO}$ | 0.100                       | –   | $0.250 \times V_{CCO}$      | $0.750 \times V_{CCO}$      | 4.1      | –4.1     |
| DIFF_HSTL_I_18 | $(V_{CCO}/2) - 0.175$        | $V_{CCO}/2$ | $(V_{CCO}/2) + 0.175$  | 0.100                       | –   | 0.400                       | $V_{CCO} - 0.400$           | 6.2      | –6.2     |
| DIFF_HSUL_12   | $(V_{CCO}/2) - 0.120$        | $V_{CCO}/2$ | $(V_{CCO}/2) + 0.120$  | 0.100                       | –   | $20\% V_{CCO}$              | $80\% V_{CCO}$              | 0.1      | –0.1     |
| DIFF_SSTL12    | $(V_{CCO}/2) - 0.150$        | $V_{CCO}/2$ | $(V_{CCO}/2) + 0.150$  | 0.100                       | –   | $(V_{CCO}/2) - 0.150$       | $(V_{CCO}/2) + 0.150$       | 8.0      | –8.0     |
| DIFF_SSTL135   | $(V_{CCO}/2) - 0.150$        | $V_{CCO}/2$ | $(V_{CCO}/2) + 0.150$  | 0.100                       | –   | $(V_{CCO}/2) - 0.150$       | $(V_{CCO}/2) + 0.150$       | 9.0      | –9.0     |
| DIFF_SSTL15    | $(V_{CCO}/2) - 0.175$        | $V_{CCO}/2$ | $(V_{CCO}/2) + 0.175$  | 0.100                       | –   | $(V_{CCO}/2) - 0.175$       | $(V_{CCO}/2) + 0.175$       | 10.0     | –10.0    |
| DIFF_SSTL18_I  | $(V_{CCO}/2) - 0.175$        | $V_{CCO}/2$ | $(V_{CCO}/2) + 0.175$  | 0.100                       | –   | $(V_{CCO}/2) - 0.470$       | $(V_{CCO}/2) + 0.470$       | 7.0      | –7.0     |

**Notes:**

1. DIFF\_POD10 and DIFF\_POD12 HP I/O bank specifications are shown in Table 20, Table 21, and Table 22.
2.  $V_{ICM}$  is the input common mode voltage.
3.  $V_{ID}$  is the input differential voltage.
4.  $V_{OL}$  is the single-ended low-output voltage.
5.  $V_{OH}$  is the single-ended high-output voltage.

Table 20: DC Input Levels for Differential POD10 and POD12 I/O Standards<sup>(1)(2)</sup>

| I/O Standard | $V_{ICM}$ (V) |      |      | $V_{ID}$ (V) |     |
|--------------|---------------|------|------|--------------|-----|
|              | Min           | Typ  | Max  | Min          | Max |
| DIFF_POD10   | 0.63          | 0.70 | 0.77 | 0.14         | –   |
| DIFF_POD12   | 0.76          | 0.84 | 0.92 | 0.16         | –   |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

Table 21: DC Output Levels for Single-ended and Differential POD10 and POD12 Standards<sup>(1)(2)</sup>

| Symbol   | Description           | $V_{OUT}$                               | Min | Typ | Max | Units    |
|----------|-----------------------|-----------------------------------------|-----|-----|-----|----------|
| $R_{OL}$ | Pull-down resistance. | $V_{OM\_DC}$ (as described in Table 22) | 36  | 40  | 44  | $\Omega$ |
| $R_{OH}$ | Pull-up resistance.   | $V_{OM\_DC}$ (as described in Table 22) | 36  | 40  | 44  | $\Omega$ |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

Table 22: Table 21 Definitions for DC Output Levels for POD Standards

| Symbol       | Description                                               | All Speed Grades     | Units |
|--------------|-----------------------------------------------------------|----------------------|-------|
| $V_{OM\_DC}$ | DC output Mid measurement level (for IV curve linearity). | $0.8 \times V_{CCO}$ | V     |

## LVDS DC Specifications (LVDS\_25)

The LVDS\_25 standard is available in the HD I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)) for more information.

Table 23: LVDS\_25 DC Specifications

| Symbol          | DC Parameter                                                                                                      | Min   | Typ   | Max                | Units |
|-----------------|-------------------------------------------------------------------------------------------------------------------|-------|-------|--------------------|-------|
| $V_{CCO}^{(1)}$ | Supply voltage.                                                                                                   | 2.375 | 2.500 | 2.625              | V     |
| $V_{IDIFF}$     | Differential input voltage:<br>( $Q - \bar{Q}$ ), $Q = \text{High}$<br>( $\bar{Q} - Q$ ), $\bar{Q} = \text{High}$ | 100   | 350   | 600 <sup>(2)</sup> | mV    |
| $V_{ICM}$       | Input common-mode voltage.                                                                                        | 0.300 | 1.200 | 1.425              | V     |

### Notes:

1. LVDS\_25 in HD I/O banks supports inputs only. LVDS\_25 inputs without internal termination have no  $V_{CCO}$  requirements. Any  $V_{CCO}$  can be chosen as long as the input voltage levels do not violate the *Recommended Operating Condition* (Table 2) specification for the  $V_{IN}$  I/O pin voltage.
2. Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{IDIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)) for more information.

Table 24: LVDS DC Specifications

| Symbol              | DC Parameter                                                                                                       | Conditions                                         | Min   | Typ   | Max                | Units |
|---------------------|--------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|-------|-------|--------------------|-------|
| $V_{CCO}^{(1)}$     | Supply voltage.                                                                                                    |                                                    | 1.710 | 1.800 | 1.890              | V     |
| $V_{ODIFF}^{(2)}$   | Differential output voltage:<br>( $Q - \bar{Q}$ ), $Q = \text{High}$<br>( $\bar{Q} - Q$ ), $\bar{Q} = \text{High}$ | $R_T = 100\Omega$ across $Q$ and $\bar{Q}$ signals | 247   | 350   | 454                | mV    |
| $V_{OCM}^{(2)}$     | Output common-mode voltage.                                                                                        | $R_T = 100\Omega$ across $Q$ and $\bar{Q}$ signals | 1.000 | 1.250 | 1.425              | V     |
| $V_{IDIFF}^{(3)}$   | Differential input voltage:<br>( $Q - \bar{Q}$ ), $Q = \text{High}$<br>( $\bar{Q} - Q$ ), $\bar{Q} = \text{High}$  |                                                    | 100   | 350   | 600 <sup>(3)</sup> | mV    |
| $V_{ICM\_DC}^{(4)}$ | Input common-mode voltage (DC coupling).                                                                           |                                                    | 0.300 | 1.200 | 1.425              | V     |
| $V_{ICM\_AC}^{(5)}$ | Input common-mode voltage (AC coupling).                                                                           |                                                    | 0.600 | –     | 1.100              | V     |

### Notes:

1. In HP I/O banks, when LVDS is used with input-only functionality, it can be placed in a bank where the  $V_{CCO}$  levels are different from the specified level only if internal differential termination is not used. In this scenario,  $V_{CCO}$  must be chosen to ensure the input pin voltage levels do not violate the *Recommended Operating Condition* (Table 2) specification for the  $V_{IN}$  I/O pin voltage.
2.  $V_{OCM}$  and  $V_{ODIFF}$  values are for LVDS\_PRE\_EMPHASIS = FALSE.
3. Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{IDIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.
4. Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ\_NONE (Default).
5. External input common mode voltage specification for AC coupled configurations. EQUALIZATION = EQ\_LEVEL0, EQ\_LEVEL1, EQ\_LEVEL2, EQ\_LEVEL3, EQ\_LEVEL4.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 26 correlates the current status of the Zynq UltraScale+ MPSoC on a per speed grade basis. See Table 3 for operating voltages listed by speed grade.

Table 26: Speed Grade Designations by Device

| Device  | Speed Grade, Temperature Ranges, and $V_{CCINT}$ Operating Voltages                                                                                                                                                                                                             |             |                                                                                                                          |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------|
|         | Advance                                                                                                                                                                                                                                                                         | Preliminary | Production                                                                                                               |
| XCZU2CG | -2LE ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.72V$ )                                                                                                                                                    |             | -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-1I ( $V_{CCINT} = 0.85V$ ) |
| XCZU2EG | -2LE ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.72V$ )                                                                                                                                                    |             | -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-1I ( $V_{CCINT} = 0.85V$ ) |
| XCZU3CG | -2LE ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.72V$ )                                                                                                                                                    |             | -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-1I ( $V_{CCINT} = 0.85V$ ) |
| XCZU3EG | -2LE ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.72V$ )                                                                                                                                                    |             | -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ )<br>-1I ( $V_{CCINT} = 0.85V$ ) |
| XCZU4CG | -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )                              |             |                                                                                                                          |
| XCZU4EG | -3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ ) |             |                                                                                                                          |
| XCZU4EV | -3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ ) |             |                                                                                                                          |
| XCZU5CG | -2E ( $V_{CCINT} = 0.85V$ )<br>-2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ )<br>-1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ )<br>-1LI ( $V_{CCINT} = 0.85V$ )<br>-2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )                              |             |                                                                                                                          |

# PS Switching Characteristics

## PS Clocks

Table 34: PS Reference Clock Requirements<sup>(1)</sup>

| Symbol         | Description                                                                       | Min | Typ | Max  | Units |
|----------------|-----------------------------------------------------------------------------------|-----|-----|------|-------|
| $T_{RMSJPCLK}$ | PS_REF_CLK input RMS clock jitter.                                                | –   | –   | 3    | ps    |
| $T_{PJPSCLK}$  | PS_REF_CLK input period jitter (peak-to-peak).<br>Number of clock cycles = 10,000 | –   | –   | 50   | ps    |
| $T_{DCPSCLK}$  | PS_REF_CLK duty cycle.                                                            | 45  | –   | 55   | %     |
| $T_{RFPCLK}$   | PS_REF_CLK rise time (20%–80%)<br>and fall time (80%–20%).                        | –   | –   | 2.22 | ns    |
| $F_{PCLK}$     | PS_REF_CLK frequency.                                                             | 27  | –   | 60   | MHz   |

**Notes:**

- The values in this table are applicable to alternative PS reference clock inputs ALT\_REF\_CLK, AUX\_REF\_CLK, and VIDEO\_CLK.

Table 35: PS RTC Crystal Requirements<sup>(1)</sup>

| Symbol       | Description                                      | Min | Typ  | Max | Units      |
|--------------|--------------------------------------------------|-----|------|-----|------------|
| $F_{XTAL}$   | Parallel resonance crystal frequency.            | –   | 32.8 | –   | KHz        |
| $T_{FTXTAL}$ | Frequency tolerance.                             | –20 | –    | 20  | ppm        |
| $C_{XTAL}$   | Load capacitance for crystal parallel resonance. | –   | 12.5 | –   | pF         |
| $R_{ESR}$    | Crystal ESR (16.8 and 19.2 MHz).                 | –   | 70   | –   | K $\Omega$ |
| $C_{SHUNT}$  | Crystal shunt capacitance.                       | –   | 1.4  | –   | pF         |

**Notes:**

- Required board components: Feedback resistor = 4.7 M $\Omega$ , PCB and pad capacitance = 1.5 pF,  $C_1$  and  $C_2$  capacitance = 21 pF.

Table 36: PS PLL Switching Characteristics

| Symbol            | Description                   | Speed Grade |      |      | Units   |
|-------------------|-------------------------------|-------------|------|------|---------|
|                   |                               | -3          | -2   | -1   |         |
| $F_{LOCKPSPLL}$   | PLL maximum lock time.        | 100         | 100  | 100  | $\mu$ s |
| $F_{PSPLLMAX}$    | PLL maximum output frequency. | 1600        | 1600 | 1600 | MHz     |
| $F_{PSPLLMIN}$    | PLL minimum output frequency. | 750         | 750  | 750  | MHz     |
| $F_{PSPLLVCOMAX}$ | PLL maximum VCO frequency.    | 3000        | 3000 | 3000 | MHz     |
| $F_{PSPLLVCOMIN}$ | PLL minimum VCO frequency.    | 1500        | 1500 | 1500 | MHz     |

## PS DAP Interface

Table 50: DAP Interface<sup>(1)</sup>

| Symbol        | Description <sup>(2)</sup> | Min | Max   | Units |
|---------------|----------------------------|-----|-------|-------|
| $T_{PDAPDCK}$ | PS DAP input setup time.   | 3.0 | –     | ns    |
| $T_{PDAPCKD}$ | PS DAP input hold time.    | 2.0 | –     | ns    |
| $T_{PDAPCKO}$ | PS DAP clock to out delay. | –   | 10.86 | ns    |
| $T_{PDAPCLK}$ | PS DAP clock frequency.    | –   | 44    | MHz   |

**Notes:**

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. PS DAP interface signals connect to MIO pins.

## PS UART Interface

Table 51: UART Interface<sup>(1)</sup>

| Symbol               | Description                     | Min | Max  | Units |
|----------------------|---------------------------------|-----|------|-------|
| $BAUD_{TXMAX}$       | Transmit baud rate.             | –   | 6.25 | Mb/s  |
| $BAUD_{RXMAX}$       | Receive baud rate.              | –   | 6.25 | Mb/s  |
| $F_{UART\_REF\_CLK}$ | UART reference clock frequency. | –   | 100  | MHz   |

**Notes:**

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

## PS General Purpose I/O Interface

Table 52: General Purpose I/O (GPIO) Interface

| Symbol        | Description             | Min                                   | Max | Units   |
|---------------|-------------------------|---------------------------------------|-----|---------|
| $T_{PWGPIOH}$ | Input High pulse width. | $10 \times 1/F_{LPD\_LSBUS\_CTRLMAX}$ | –   | $\mu$ s |
| $T_{PWGPIOL}$ | Input Low pulse width.  | $10 \times 1/F_{LPD\_LSBUS\_CTRLMAX}$ | –   | $\mu$ s |

## PS Trace Interface

Table 53: Trace Interface<sup>(1)</sup>

| Symbol         | Description                               | Min  | Max | Units |
|----------------|-------------------------------------------|------|-----|-------|
| $T_{TCECKO}$   | Trace clock to output delay, all outputs. | –0.5 | 0.5 | ns    |
| $T_{DCTCECLK}$ | Trace clock duty cycle.                   | 45   | 55  | %     |
| $F_{TCECLK}$   | Trace clock frequency.                    | –    | 125 | MHz   |

**Notes:**

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 61: PS-GTR Transceiver Reference Clock Oscillator Selection Phase Noise Mask

| Symbol                     | Description                                                                | Offset Frequency | Min | Typ | Max  | Units  |
|----------------------------|----------------------------------------------------------------------------|------------------|-----|-----|------|--------|
| PLL <sub>REFCLK</sub> MASK | PLL reference clock select phase noise mask at REFCLK frequency = 25 MHz.  | 100              | –   | –   | –102 | dBc/Hz |
|                            |                                                                            | 1 KHz            | –   | –   | –124 |        |
|                            |                                                                            | 10 KHz           | –   | –   | –132 |        |
|                            |                                                                            | 100 KHz          | –   | –   | –139 |        |
|                            |                                                                            | 1 MHz            | –   | –   | –152 |        |
|                            |                                                                            | 10 MHz           | –   | –   | –154 |        |
|                            | PLL reference clock select phase noise mask at REFCLK frequency = 50 MHz.  | 100              | –   | –   | –96  | dBc/Hz |
|                            |                                                                            | 1 KHz            | –   | –   | –118 |        |
|                            |                                                                            | 10 KHz           | –   | –   | –126 |        |
|                            |                                                                            | 100 KHz          | –   | –   | –133 |        |
|                            |                                                                            | 1 MHz            | –   | –   | –146 |        |
|                            |                                                                            | 10 MHz           | –   | –   | –148 |        |
|                            | PLL reference clock select phase noise mask at REFCLK frequency = 100 MHz. | 100              | –   | –   | –90  | dBc/Hz |
|                            |                                                                            | 1 KHz            | –   | –   | –112 |        |
|                            |                                                                            | 10 KHz           | –   | –   | –120 |        |
|                            |                                                                            | 100 KHz          | –   | –   | –127 |        |
|                            |                                                                            | 1 MHz            | –   | –   | –140 |        |
|                            |                                                                            | 10 MHz           | –   | –   | –142 |        |
|                            | PLL reference clock select phase noise mask at REFCLK frequency = 125 MHz. | 100              | –   | –   | –88  | dBc/Hz |
|                            |                                                                            | 1 KHz            | –   | –   | –110 |        |
|                            |                                                                            | 10 KHz           | –   | –   | –118 |        |
|                            |                                                                            | 100 KHz          | –   | –   | –125 |        |
|                            |                                                                            | 1 MHz            | –   | –   | –138 |        |
|                            |                                                                            | 10 MHz           | –   | –   | –140 |        |
|                            | PLL reference clock select phase noise mask at REFCLK frequency = 150 MHz. | 100              | –   | –   | –86  | dBc/Hz |
|                            |                                                                            | 1 KHz            | –   | –   | –108 |        |
|                            |                                                                            | 10 KHz           | –   | –   | –116 |        |
|                            |                                                                            | 100 KHz          | –   | –   | –123 |        |
|                            |                                                                            | 1 MHz            | –   | –   | –136 |        |
|                            |                                                                            | 10 MHz           | –   | –   | –138 |        |

**Notes:**

- For reference clock frequencies not in this table, use the phase noise mask for the nearest reference clock frequency.

Table 62: PS-GTR Transceiver Transmitter Switching Characteristics

| Symbol             | Description             | Condition | Min  | Typ | Max | Units |
|--------------------|-------------------------|-----------|------|-----|-----|-------|
| F <sub>GTRTX</sub> | Serial data rate range. |           | 1.25 | –   | 6.0 | Gb/s  |
| T <sub>RTX</sub>   | TX rise time.           | 20%–80%   | –    | 65  | –   | ps    |
| T <sub>FTX</sub>   | TX fall time.           | 80%–20%   | –    | 65  | –   | ps    |

# Programmable Logic (PL) Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Zynq UltraScale+ MPSoC. These values are subject to the same guidelines as the [AC Switching Characteristics, page 22](#). In each table, the I/O bank type is either high performance (HP) or high density (HD).

Table 70: LVDS Component Mode Performance

| Description                                   | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |      |       |      |     |      |       |      |     |      | Units |
|-----------------------------------------------|---------------|-------------------------------------------------------|------|-------|------|-----|------|-------|------|-----|------|-------|
|                                               |               | 0.90V                                                 |      | 0.85V |      |     |      | 0.72V |      |     |      |       |
|                                               |               | -3                                                    |      | -2    |      | -1  |      | -2    |      | -1  |      |       |
|                                               |               | Min                                                   | Max  | Min   | Max  | Min | Max  | Min   | Max  | Min | Max  |       |
| LVDS TX DDR (OSERDES 4:1, 8:1)                | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | 0   | 1250 | Mb/s  |
| LVDS TX SDR (OSERDES 2:1, 4:1)                | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | 0   | 625  | Mb/s  |
| LVDS RX DDR (ISERDES 1:4, 1:8) <sup>(1)</sup> | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | 0   | 1250 | Mb/s  |
| LVDS RX DDR                                   | HD            | 0                                                     | 250  | 0     | 250  | 0   | 250  | 0     | 250  | 0   | 250  | Mb/s  |
| LVDS RX SDR (ISERDES 1:2, 1:4) <sup>(1)</sup> | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | 0   | 625  | Mb/s  |
| LVDS RX SDR                                   | HD            | 0                                                     | 125  | 0     | 125  | 0   | 125  | 0     | 125  | 0   | 125  | Mb/s  |

## Notes:

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 71: LVDS Native Mode Performance<sup>(1)(2)</sup>

| Description                              | DATA_WIDTH | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |      |                   |      |       |      |                   |      |       |      | Units |
|------------------------------------------|------------|---------------|-------------------------------------------------------|------|-------------------|------|-------|------|-------------------|------|-------|------|-------|
|                                          |            |               | 0.90V                                                 |      | 0.85V             |      |       |      | 0.72V             |      |       |      |       |
|                                          |            |               | -3 <sup>(3)</sup>                                     |      | -2 <sup>(3)</sup> |      | -1    |      | -2 <sup>(3)</sup> |      | -1    |      |       |
|                                          |            |               | Min                                                   | Max  | Min               | Max  | Min   | Max  | Min               | Max  | Min   | Max  |       |
| LVDS TX DDR (TX_BITSLICE)                | 4          | HP            | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1400 | 375   | 1260 | Mb/s  |
|                                          | 8          |               | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1600 | 375   | 1260 | Mb/s  |
| LVDS TX SDR (TX_BITSLICE)                | 4          | HP            | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 700  | 187.5 | 630  | Mb/s  |
|                                          | 8          |               | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 800  | 187.5 | 630  | Mb/s  |
| LVDS RX DDR (RX_BITSLICE) <sup>(4)</sup> | 4          | HP            | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1400 | 375   | 1260 | Mb/s  |
|                                          | 8          |               | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1600 | 375   | 1260 | Mb/s  |
| LVDS RX SDR (RX_BITSLICE) <sup>(4)</sup> | 4          | HP            | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 700  | 187.5 | 630  | Mb/s  |
|                                          | 8          |               | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 800  | 187.5 | 630  | Mb/s  |

## Notes:

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY\_MODE = VCO\_HALF the minimum frequency is PLL\_F<sub>VCOMIN</sub>/2.
3. In the SBVA484 package, the maximum data rate is 1260 Mb/s for DDR interfaces and 630 Mb/s for SDR interfaces.
4. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 74: Maximum Physical Interface (PHY) Rate for Memory Interfaces (Cont'd)

| Memory Standard | Package <sup>(1)</sup>       | DRAM Type                            | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|-----------------|------------------------------|--------------------------------------|-------------------------------------------------------|-------|------|-------|------|-------|
|                 |                              |                                      | 0.90V                                                 | 0.85V |      | 0.72V |      |       |
|                 |                              |                                      | -3                                                    | -2    | -1   | -2    | -1   |       |
| DDR3L           | All FFV packages and FBVB900 | Single rank component                | 1866                                                  | 1866  | 1866 | 1866  | 1600 | Mb/s  |
|                 |                              | 1 rank DIMM <sup>(2)(3)</sup>        | 1600                                                  | 1600  | 1600 | 1600  | 1333 | Mb/s  |
|                 |                              | 2 rank DIMM <sup>(2)(5)</sup>        | 1333                                                  | 1333  | 1333 | 1333  | 1066 | Mb/s  |
|                 |                              | 4 rank DIMM <sup>(2)(6)</sup>        | 800                                                   | 800   | 800  | 800   | 606  | Mb/s  |
|                 | SFVC784                      | Single rank component                | 1600                                                  | 1600  | 1600 | 1600  | 1600 | Mb/s  |
|                 |                              | 1 rank DIMM <sup>(2)(3)</sup>        | 1600                                                  | 1600  | 1600 | 1600  | 1333 | Mb/s  |
|                 |                              | 2 rank DIMM <sup>(2)(5)</sup>        | 1333                                                  | 1333  | 1333 | 1333  | 1066 | Mb/s  |
|                 |                              | 4 rank DIMM <sup>(2)(6)</sup>        | 800                                                   | 800   | 800  | 800   | 606  | Mb/s  |
| QDR II +        | All                          | Single rank component <sup>(7)</sup> | 633                                                   | 633   | 600  | 600   | 550  | MHz   |
| RLDRAM 3        | All FFV packages and FBVB900 | Single rank component                | 1200                                                  | 1200  | 1066 | 1066  | 933  | MHz   |
|                 | SFVC784                      | Single rank component                | 1066                                                  | 1066  | 933  | 933   | 800  | MHz   |
| QDR IV XP       | All                          | Single rank component                | 1066                                                  | 1066  | 1066 | 933   | 933  | MHz   |
| LPDDR3          | All                          | Single rank component                | 1600                                                  | 1600  | 1600 | 1600  | 1600 | Mb/s  |

**Notes:**

1. The SBVA484 and SFVA625 packages do not support the PL memory interfaces.
2. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.
3. Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.
4. For the DDR4 DDP components at -3 and -2 speed grades and V<sub>CCINT</sub> = 0.85V, the maximum data rate is 2133 Mb/s for six or more DDP devices. For five or less DDP devices, use the single rank DIMM data rates for the -3 and -2 speed grades at 0.85V.
5. Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.
6. Includes: 2 rank 2 slot, 4 rank 1 slot.
7. The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.

Table 75: IOB High Density (HD) Switching Characteristics (Cont'd)

| I/O Standards  | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       |       | Units |
|----------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|-------|
|                | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V | 0.72V                           | 0.90V | 0.85V | 0.72V | 0.90V | 0.85V                            | 0.72V | 0.90V | 0.85V | 0.72V |       |
|                | -3                             | -2    | -1    | -2    | -1    | -3                              | -2    | -1    | -2    | -1    | -3                               | -2    | -1    | -2    | -1    |       |
| HSTL_I_F       | 0.856                          | 0.856 | 0.900 | 0.856 | 0.900 | 1.611                           | 1.611 | 1.762 | 1.611 | 1.762 | 1.313                            | 1.313 | 1.417 | 1.313 | 1.417 | ns    |
| HSTL_I_S       | 0.856                          | 0.856 | 0.900 | 0.856 | 0.900 | 1.798                           | 1.798 | 1.913 | 1.798 | 1.913 | 1.630                            | 1.630 | 1.780 | 1.630 | 1.780 | ns    |
| HSUL_12_F      | 0.780                          | 0.780 | 0.867 | 0.780 | 0.867 | 1.573                           | 1.573 | 1.703 | 1.573 | 1.703 | 1.222                            | 1.222 | 1.335 | 1.222 | 1.335 | ns    |
| HSUL_12_S      | 0.780                          | 0.780 | 0.867 | 0.780 | 0.867 | 1.711                           | 1.711 | 1.864 | 1.711 | 1.864 | 1.536                            | 1.536 | 1.665 | 1.536 | 1.665 | ns    |
| LVC MOS12_F_12 | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.689                           | 1.689 | 1.856 | 1.689 | 1.856 | 1.202                            | 1.202 | 1.317 | 1.202 | 1.317 | ns    |
| LVC MOS12_F_4  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.742                           | 1.742 | 1.922 | 1.742 | 1.922 | 1.353                            | 1.353 | 1.478 | 1.353 | 1.478 | ns    |
| LVC MOS12_F_8  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.714                           | 1.714 | 1.879 | 1.714 | 1.879 | 1.292                            | 1.292 | 1.432 | 1.292 | 1.432 | ns    |
| LVC MOS12_S_12 | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 2.073                           | 2.073 | 2.247 | 2.073 | 2.247 | 1.581                            | 1.581 | 1.717 | 1.581 | 1.717 | ns    |
| LVC MOS12_S_4  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.979                           | 1.979 | 2.182 | 1.979 | 2.182 | 1.633                            | 1.633 | 1.772 | 1.633 | 1.772 | ns    |
| LVC MOS12_S_8  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 2.205                           | 2.205 | 2.406 | 2.205 | 2.406 | 1.767                            | 1.767 | 1.928 | 1.767 | 1.928 | ns    |
| LVC MOS15_F_12 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.713                           | 1.713 | 1.892 | 1.713 | 1.892 | 1.275                            | 1.275 | 1.428 | 1.275 | 1.428 | ns    |
| LVC MOS15_F_16 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.722                           | 1.722 | 1.881 | 1.722 | 1.881 | 1.260                            | 1.260 | 1.407 | 1.260 | 1.407 | ns    |
| LVC MOS15_F_4  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.825                           | 1.825 | 1.959 | 1.825 | 1.959 | 1.453                            | 1.453 | 1.557 | 1.453 | 1.557 | ns    |
| LVC MOS15_F_8  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.778                           | 1.778 | 1.930 | 1.778 | 1.930 | 1.378                            | 1.378 | 1.458 | 1.378 | 1.458 | ns    |
| LVC MOS15_S_12 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.991                           | 1.991 | 2.139 | 1.991 | 2.139 | 1.516                            | 1.516 | 1.648 | 1.516 | 1.648 | ns    |
| LVC MOS15_S_16 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 2.172                           | 2.172 | 2.389 | 2.172 | 2.389 | 1.707                            | 1.707 | 1.888 | 1.707 | 1.888 | ns    |
| LVC MOS15_S_4  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 2.313                           | 2.313 | 2.483 | 2.313 | 2.483 | 1.952                            | 1.952 | 2.123 | 1.952 | 2.123 | ns    |
| LVC MOS15_S_8  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 2.170                           | 2.170 | 2.400 | 2.170 | 2.400 | 1.817                            | 1.817 | 1.984 | 1.817 | 1.984 | ns    |
| LVC MOS18_F_12 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.805                           | 1.805 | 1.962 | 1.805 | 1.962 | 1.383                            | 1.383 | 1.471 | 1.383 | 1.471 | ns    |
| LVC MOS18_F_16 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.785                           | 1.785 | 1.917 | 1.785 | 1.917 | 1.338                            | 1.338 | 1.446 | 1.338 | 1.446 | ns    |
| LVC MOS18_F_4  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.868                           | 1.868 | 2.013 | 1.868 | 2.013 | 1.472                            | 1.472 | 1.599 | 1.472 | 1.599 | ns    |
| LVC MOS18_F_8  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.797                           | 1.797 | 1.979 | 1.797 | 1.979 | 1.384                            | 1.384 | 1.487 | 1.384 | 1.487 | ns    |
| LVC MOS18_S_12 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.201                           | 2.201 | 2.408 | 2.201 | 2.408 | 1.762                            | 1.762 | 1.894 | 1.762 | 1.894 | ns    |
| LVC MOS18_S_16 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.173                           | 2.173 | 2.362 | 2.173 | 2.362 | 1.702                            | 1.702 | 1.834 | 1.702 | 1.834 | ns    |
| LVC MOS18_S_4  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.346                           | 2.346 | 2.567 | 2.346 | 2.567 | 1.951                            | 1.951 | 2.092 | 1.951 | 2.092 | ns    |
| LVC MOS18_S_8  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.292                           | 2.292 | 2.511 | 2.292 | 2.511 | 1.848                            | 1.848 | 2.008 | 1.848 | 2.008 | ns    |
| LVC MOS25_F_12 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.153                           | 2.153 | 2.453 | 2.153 | 2.453 | 1.692                            | 1.692 | 1.856 | 1.692 | 1.856 | ns    |
| LVC MOS25_F_16 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.105                           | 2.105 | 2.406 | 2.105 | 2.406 | 1.623                            | 1.623 | 1.786 | 1.623 | 1.786 | ns    |
| LVC MOS25_F_4  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.344                           | 2.344 | 2.554 | 2.344 | 2.554 | 1.842                            | 1.842 | 2.039 | 1.842 | 2.039 | ns    |
| LVC MOS25_F_8  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.184                           | 2.184 | 2.516 | 2.184 | 2.516 | 1.726                            | 1.726 | 1.910 | 1.726 | 1.910 | ns    |
| LVC MOS25_S_12 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.558                           | 2.558 | 2.840 | 2.558 | 2.840 | 1.971                            | 1.971 | 2.194 | 1.971 | 2.194 | ns    |
| LVC MOS25_S_16 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.449                           | 2.449 | 2.740 | 2.449 | 2.740 | 1.852                            | 1.852 | 2.063 | 1.852 | 2.063 | ns    |
| LVC MOS25_S_4  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.770                           | 2.770 | 3.066 | 2.770 | 3.066 | 2.224                            | 2.224 | 2.458 | 2.224 | 2.458 | ns    |
| LVC MOS25_S_8  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.663                           | 2.663 | 2.963 | 2.663 | 2.963 | 2.091                            | 2.091 | 2.373 | 2.091 | 2.373 | ns    |
| LVC MOS33_F_12 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.415                           | 2.415 | 2.651 | 2.415 | 2.651 | 1.754                            | 1.754 | 1.915 | 1.754 | 1.915 | ns    |
| LVC MOS33_F_16 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.383                           | 2.383 | 2.603 | 2.383 | 2.603 | 1.734                            | 1.734 | 1.869 | 1.734 | 1.869 | ns    |
| LVC MOS33_F_4  | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.541                           | 2.541 | 2.765 | 2.541 | 2.765 | 1.932                            | 1.932 | 2.135 | 1.932 | 2.135 | ns    |
| LVC MOS33_F_8  | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.603                           | 2.603 | 2.822 | 2.603 | 2.822 | 1.937                            | 1.937 | 2.130 | 1.937 | 2.130 | ns    |
| LVC MOS33_S_12 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.705                           | 2.705 | 3.047 | 2.705 | 3.047 | 2.049                            | 2.049 | 2.318 | 2.049 | 2.318 | ns    |
| LVC MOS33_S_16 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.714                           | 2.714 | 3.024 | 2.714 | 3.024 | 2.028                            | 2.028 | 2.232 | 2.028 | 2.232 | ns    |
| LVC MOS33_S_4  | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.999                           | 2.999 | 3.340 | 2.999 | 3.340 | 2.320                            | 2.320 | 2.610 | 2.320 | 2.610 | ns    |

Table 88: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

| Symbol                                                                                                 | Description                                                                     | Device | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|--------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|--------|----------------------------------------------------------|-------|------|-------|------|-------|
|                                                                                                        |                                                                                 |        | 0.90V                                                    | 0.85V |      | 0.72V |      |       |
|                                                                                                        |                                                                                 |        | -3                                                       | -2    | -1   | -2    | -1   |       |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM. |                                                                                 |        |                                                          |       |      |       |      |       |
| T <sub>ICKOF_FAR</sub>                                                                                 | Global clock input and output flip-flop <i>without</i> MMCM (far clock region). | XCZU2  | N/A                                                      | 5.27  | 5.68 | 5.80  | 6.13 | ns    |
|                                                                                                        |                                                                                 | XCZU3  | N/A                                                      | 5.27  | 5.68 | 5.80  | 6.13 | ns    |
|                                                                                                        |                                                                                 | XCZU4  | 5.07                                                     | 6.06  | 6.61 | 6.23  | 7.10 | ns    |
|                                                                                                        |                                                                                 | XCZU5  | 5.07                                                     | 6.06  | 6.61 | 6.23  | 7.10 | ns    |
|                                                                                                        |                                                                                 | XCZU6  | 5.38                                                     | 6.49  | 6.97 | 7.14  | 7.59 | ns    |
|                                                                                                        |                                                                                 | XCZU7  | 5.39                                                     | 6.54  | 7.01 | 7.16  | 7.62 | ns    |
|                                                                                                        |                                                                                 | XCZU9  | 5.38                                                     | 6.49  | 6.97 | 7.14  | 7.59 | ns    |
|                                                                                                        |                                                                                 | XCZU11 | 6.18                                                     | 7.41  | 8.11 | 7.66  | 8.99 | ns    |
|                                                                                                        |                                                                                 | XCZU15 | 5.38                                                     | 6.49  | 6.96 | 7.19  | 7.71 | ns    |
|                                                                                                        |                                                                                 | XCZU17 | 6.21                                                     | 7.53  | 8.07 | 8.36  | 8.90 | ns    |
| XCZU19                                                                                                 | 6.21                                                                            | 7.53   | 8.07                                                     | 8.36  | 8.90 | ns    |      |       |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 89: Global Clock Input to Output Delay With MMCM

| Symbol                                                                                       | Description                                               | Device | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|----------------------------------------------------------------------------------------------|-----------------------------------------------------------|--------|----------------------------------------------------------|-------|------|-------|------|-------|
|                                                                                              |                                                           |        | 0.90V                                                    | 0.85V |      | 0.72V |      |       |
|                                                                                              |                                                           |        | -3                                                       | -2    | -1   | -2    | -1   |       |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM. |                                                           |        |                                                          |       |      |       |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                     | Global clock input and output flip-flop <i>with</i> MMCM. | XCZU2  | N/A                                                      | 2.22  | 2.43 | 2.96  | 2.94 | ns    |
|                                                                                              |                                                           | XCZU3  | N/A                                                      | 2.22  | 2.43 | 2.96  | 2.94 | ns    |
|                                                                                              |                                                           | XCZU4  | 2.47                                                     | 2.47  | 2.78 | 3.04  | 3.35 | ns    |
|                                                                                              |                                                           | XCZU5  | 2.47                                                     | 2.47  | 2.78 | 3.04  | 3.35 | ns    |
|                                                                                              |                                                           | XCZU6  | 2.15                                                     | 2.15  | 2.36 | 2.86  | 2.86 | ns    |
|                                                                                              |                                                           | XCZU7  | 2.32                                                     | 2.32  | 2.57 | 3.06  | 3.13 | ns    |
|                                                                                              |                                                           | XCZU9  | 2.15                                                     | 2.15  | 2.36 | 2.86  | 2.86 | ns    |
|                                                                                              |                                                           | XCZU11 | 2.64                                                     | 2.64  | 2.96 | 3.25  | 3.55 | ns    |
|                                                                                              |                                                           | XCZU15 | 2.18                                                     | 2.18  | 2.38 | 2.88  | 2.90 | ns    |
|                                                                                              |                                                           | XCZU17 | 2.44                                                     | 2.44  | 2.66 | 3.19  | 3.17 | ns    |
| XCZU19                                                                                       | 2.44                                                      | 2.44   | 2.66                                                     | 3.19  | 3.17 | ns    |      |       |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 92: Sampling Window

| Description                           | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       |     | Units |
|---------------------------------------|-------------------------------------------------------|-------|-----|-------|-----|-------|
|                                       | 0.90V                                                 | 0.85V |     | 0.72V |     |       |
|                                       | -3                                                    | -2    | -1  | -2    | -1  |       |
| T <sub>SAMP_BUFG</sub> <sup>(1)</sup> | 510                                                   | 610   | 610 | 610   | 610 | ps    |
| T <sub>SAMP_NATIVE_DPA</sub>          | 100                                                   | 100   | 125 | 125   | 150 | ps    |
| T <sub>SAMP_NATIVE_BISC</sub>         | 60                                                    | 60    | 85  | 85    | 110 | ps    |

**Notes:**


1. This parameter indicates the total sampling error of the Zynq UltraScale+ MPSoC DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew.

Table 105: GTH Transceiver Protocol List

| Protocol                      | Specification                                    | Serial Rate (Gb/s) | Electrical Compliance |
|-------------------------------|--------------------------------------------------|--------------------|-----------------------|
| CAUI-10                       | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| nPPI                          | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| 10GBASE-KR <sup>(1)</sup>     | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| 40GBASE-KR                    | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| SFP+                          | SFF-8431 (SR and LR)                             | 9.95328–11.10      | Compliant             |
| XFP                           | INF-8077i, revision 4.5                          | 10.3125            | Compliant             |
| RXAUI                         | CEI-6G-SR                                        | 6.25               | Compliant             |
| XAUI                          | IEEE 802.3-2012                                  | 3.125              | Compliant             |
| 1000BASE-X                    | IEEE 802.3-2012                                  | 1.25               | Compliant             |
| 5.0G Ethernet                 | IEEE 802.3bx (PAR)                               | 5                  | Compliant             |
| 2.5G Ethernet                 | IEEE 802.3bx (PAR)                               | 2.5                | Compliant             |
| HiGig, HiGig+, HiGig2         | IEEE 802.3-2012                                  | 3.74, 6.6          | Compliant             |
| OTU2                          | ITU G.8251                                       | 10.709225          | Compliant             |
| OTU4 (OTL4.10)                | OIF-CEI-11G-SR                                   | 11.180997          | Compliant             |
| OC-3/12/48/192                | GR-253-CORE                                      | 0.1555–9.956       | Compliant             |
| TFI-5                         | OIF-TFI5-0.1.0                                   | 2.488              | Compliant             |
| Interlaken                    | OIF-CEI-6G, OIF-CEI-11G-SR                       | 4.25–12.5          | Compliant             |
| PCIe Gen1, 2, 3               | PCI Express base 3.0                             | 2.5, 5.0, and 8.0  | Compliant             |
| SDI <sup>(2)</sup>            | SMPTE 424M-2006                                  | 0.27–2.97          | Compliant             |
| UHD-SDI <sup>(2)</sup>        | SMPTE ST-2081 6G, SMPTE ST-2082 12G              | 6 and 12           | Compliant             |
| Hybrid memory cube (HMC)      | HMC-15G-SR                                       | 10, 12.5, and 15.0 | Compliant             |
| MoSys Bandwidth Engine        | CEI-11-SR and CEI-11-SR (overclocked)            | 10.3125, 15.5      | Compliant             |
| CPRI                          | CPRI_v_6_1_2014-07-01                            | 0.6144–12.165      | Compliant             |
| HDMI <sup>(2)</sup>           | HDMI 2.0                                         | All                | Compliant             |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125      | Compliant             |
| JESD204a/b                    | OIF-CEI-6G, OIF-CEI-11G                          | 3.125–12.5         | Compliant             |
| Serial RapidIO                | RapidIO specification 3.1                        | 1.25–10.3125       | Compliant             |
| DisplayPort <sup>(2)</sup>    | DP 1.2B CTS                                      | 1.62–5.4           | Compliant             |
| Fibre channel                 | FC-PH-4                                          | 1.0625–14.025      | Compliant             |
| SATA Gen1, 2, 3               | Serial ATA revision 3.0 specification            | 1.5, 3.0, and 6.0  | Compliant             |
| SAS Gen1, 2, 3                | T10/BSR INCITS 519                               | 3.0, 6.0, and 12.0 | Compliant             |
| SFI-5                         | OIF-SFI5-01.0                                    | 0.625–12.5         | Compliant             |
| Aurora                        | CEI-6G, CEI-11G-LR                               | up to 11.180997    | Compliant             |


**Notes:**

1. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
2. This protocol requires external circuitry to achieve compliance.



X16653-101316

Figure 5: Single-Ended Peak-to-Peak Voltage



X16639-101316

Figure 6: Differential Peak-to-Peak Voltage

Table 107 and Table 108 summarize the DC specifications of the clock input of the GTY transceivers in Zynq UltraScale+ MPSoCs. Consult the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) for further details.

Table 107: GTY Transceiver Clock DC Input Level Specification

| Symbol      | DC Parameter                            | Min | Typ | Max  | Units    |
|-------------|-----------------------------------------|-----|-----|------|----------|
| $V_{IDIFF}$ | Differential peak-to-peak input voltage | 250 | –   | 2000 | mV       |
| $R_{IN}$    | Differential input resistance           | –   | 100 | –    | $\Omega$ |
| $C_{EXT}$   | Required external AC coupling capacitor | –   | 10  | –    | nF       |

Table 108: GTY Transceiver Clock Output Level Specification

| Symbol      | Description                                                 | Conditions                               | Min | Typ | Max | Units |
|-------------|-------------------------------------------------------------|------------------------------------------|-----|-----|-----|-------|
| $V_{OL}$    | Output Low voltage for P and N                              | $R_T = 100\Omega$ across P and N signals | 100 | –   | 330 | mV    |
| $V_{OH}$    | Output High voltage for P and N                             | $R_T = 100\Omega$ across P and N signals | 500 | –   | 700 | mV    |
| $V_{DDOUT}$ | Differential output voltage (P–N), P = High (N–P), N = High | $R_T = 100\Omega$ across P and N signals | 300 | –   | 430 | mV    |
| $V_{CMOUT}$ | Common mode voltage                                         | $R_T = 100\Omega$ across P and N signals | 300 | –   | 500 | mV    |

Table 114: GTY Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

| Symbol             | Description                                      | Data Width Conditions<br>(Bit) |                       | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |                      |                      |                   |                   | Units |
|--------------------|--------------------------------------------------|--------------------------------|-----------------------|----------------------------------------------------------|----------------------|----------------------|-------------------|-------------------|-------|
|                    |                                                  |                                |                       | 0.90V                                                    | 0.85V                |                      | 0.72V             |                   |       |
|                    |                                                  | Internal<br>Logic              | Interconnect<br>Logic | -3 <sup>(2)</sup>                                        | -2 <sup>(2)(3)</sup> | -1 <sup>(4)(5)</sup> | -2 <sup>(3)</sup> | -1 <sup>(5)</sup> |       |
| F <sub>TXIN2</sub> | TXUSRCLK2 <sup>(6)</sup><br>maximum<br>frequency | 16                             | 16                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 16                             | 32                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 32                             | 32                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 32                             | 64                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 64                             | 64                    | 511.719                                                  | 440.781              | 402.832              | 402.832           | 195.313           | MHz   |
|                    |                                                  | 64                             | 128                   | 255.859                                                  | 220.391              | 201.416              | 201.416           | 97.656            | MHz   |
|                    |                                                  | 20                             | 20                    | 409.375                                                  | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                    |                                                  | 20                             | 40                    | 204.688                                                  | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                    |                                                  | 40                             | 40                    | 409.375                                                  | 409.375              | 312.500              | 350.000           | 257.813           | MHz   |
|                    |                                                  | 40                             | 80                    | 204.688                                                  | 204.688              | 156.250              | 175.000           | 128.906           | MHz   |
|                    |                                                  | 80                             | 80                    | 409.375                                                  | 352.625              | 322.266              | 352.625           | 156.250           | MHz   |
|                    |                                                  | 80                             | 160                   | 204.688                                                  | 176.313              | 161.133              | 176.313           | 78.125            | MHz   |
| F <sub>RXIN2</sub> | RXUSRCLK2 <sup>(6)</sup><br>maximum<br>frequency | 16                             | 16                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 16                             | 32                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 32                             | 32                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 32                             | 64                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 64                             | 64                    | 511.719                                                  | 440.781              | 402.832              | 402.832           | 195.313           | MHz   |
|                    |                                                  | 64                             | 128                   | 255.859                                                  | 220.391              | 201.416              | 201.416           | 97.656            | MHz   |
|                    |                                                  | 20                             | 20                    | 409.375                                                  | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                    |                                                  | 20                             | 40                    | 204.688                                                  | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                    |                                                  | 40                             | 40                    | 409.375                                                  | 409.375              | 312.500              | 350.000           | 257.813           | MHz   |
|                    |                                                  | 40                             | 80                    | 204.688                                                  | 204.688              | 156.250              | 175.000           | 128.906           | MHz   |
|                    |                                                  | 80                             | 80                    | 409.375                                                  | 352.625              | 322.266              | 352.625           | 156.250           | MHz   |
|                    |                                                  | 80                             | 160                   | 204.688                                                  | 176.313              | 161.133              | 176.313           | 78.125            | MHz   |

**Notes:**

- Clocking must be implemented as described in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
- For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
- For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when V<sub>CCINT</sub> = 0.85V or 6.25 Gb/s when V<sub>CCINT</sub> = 0.72V.
- For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
- For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when V<sub>CCINT</sub> = 0.85V or 5.15625 Gb/s when V<sub>CCINT</sub> = 0.72V.
- When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).

# Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale+ Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Overview (DS890)* lists how many blocks are in each Zynq UltraScale+ MPSoC.

Table 121: Maximum Performance for 100G Ethernet Designs

| Symbol                     | Description                           | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                   |         |         |                   | Units |
|----------------------------|---------------------------------------|-------------------------------------------------------|-------------------|---------|---------|-------------------|-------|
|                            |                                       | 0.90V                                                 | 0.85V             |         | 0.72V   |                   |       |
|                            |                                       | -3                                                    | -2 <sup>(1)</sup> | -1      | -2      | -1 <sup>(2)</sup> |       |
| F <sub>TX_CLK</sub>        | Transmit clock                        | 390.625                                               | 390.625           | 322.223 | 322.223 | 322.223           | MHz   |
| F <sub>RX_CLK</sub>        | Receive clock                         | 390.625                                               | 390.625           | 322.223 | 322.223 | 322.223           | MHz   |
| F <sub>RX_SERDES_CLK</sub> | Receive serializer/deserializer clock | 390.625                                               | 390.625           | 322.223 | 322.223 | 322.223           | MHz   |
| F <sub>DRP_CLK</sub>       | Dynamic reconfiguration port clock    | 250.00                                                | 250.00            | 250.00  | 250.00  | 250.00            | MHz   |

## Notes:

1. The maximum clock frequency of 390.625 MHz only applies to the CAUI-10 interface. The maximum clock frequency for the CAUI-4 interface is 322.223 MHz.
2. The CAUI-4 interface is not supported by -1L speed grade devices where V<sub>CCINT</sub>=0.72V.

# Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Overview (DS890)* lists the Zynq UltraScale+ MPSoCs that include this block.

Table 122: Maximum Performance for PCI Express Designs<sup>(1)(2)</sup>

| Symbol               | Description                   | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |        |        |        | Units |
|----------------------|-------------------------------|-------------------------------------------------------|--------|--------|--------|--------|-------|
|                      |                               | 0.90V                                                 | 0.85V  |        | 0.72V  |        |       |
|                      |                               | -3                                                    | -2     | -1     | -2     | -1     |       |
| F <sub>PIPECLK</sub> | Pipe clock maximum frequency. | 250.00                                                | 250.00 | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>CORECLK</sub> | Core clock maximum frequency. | 500.00                                                | 500.00 | 500.00 | 250.00 | 250.00 | MHz   |
| F <sub>DRPCLK</sub>  | DRP clock maximum frequency.  | 250.00                                                | 250.00 | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>MCAPCLK</sub> | MCAP clock maximum frequency. | 125.00                                                | 125.00 | 125.00 | 125.00 | 125.00 | MHz   |

## Notes:

1. PCI Express Gen4 operation is supported for x1, x2, x4, and x8 widths.
2. PCI Express Gen4 operation is supported in -3E, -2E, and -2I speed grades.

## Video Codec Performance

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoC EV devices that include the Video Codec unit (VCU).

Table 123: VCU Performance

| Description                                                        | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       |     | Units |
|--------------------------------------------------------------------|-------------------------------------------------------|-------|-----|-------|-----|-------|
|                                                                    | 0.90V                                                 | 0.85V |     | 0.72V |     |       |
|                                                                    | -3                                                    | -2    | -1  | -2    | -1  |       |
| Video Codec decoder block maximum frequency (H.264/5 10-bit 4:2:2) | 667                                                   | 667   | 667 | 667   | 667 | MHz   |

## PL System Monitor Specifications

Table 124: PL SYSMON Specifications

| Parameter                                                                                                                                                                    | Symbol | Comments/Conditions                                                                            | Min  | Typ | Max                | Units |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|------------------------------------------------------------------------------------------------|------|-----|--------------------|-------|
| V <sub>CCADC</sub> = 1.8V ±3%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>j</sub> = −40°C to 100°C, typical values at T <sub>j</sub> = 40°C |        |                                                                                                |      |     |                    |       |
| ADC Accuracy <sup>(1)</sup>                                                                                                                                                  |        |                                                                                                |      |     |                    |       |
| Resolution                                                                                                                                                                   |        |                                                                                                | 10   | –   | –                  | Bits  |
| Integral nonlinearity <sup>(2)</sup>                                                                                                                                         | INL    |                                                                                                | –    | –   | ±1.5               | LSBs  |
| Differential nonlinearity                                                                                                                                                    | DNL    | No missing codes, guaranteed monotonic                                                         | –    | –   | ±1                 | LSBs  |
| Offset error                                                                                                                                                                 |        | Offset calibration enabled                                                                     | –    | –   | ±2                 | LSBs  |
| Gain error                                                                                                                                                                   |        |                                                                                                | –    | –   | ±0.4               | %     |
| Sample rate                                                                                                                                                                  |        |                                                                                                | –    | –   | 0.2                | MS/s  |
| RMS code noise                                                                                                                                                               |        | External 1.25V reference                                                                       | –    | –   | 1                  | LSBs  |
|                                                                                                                                                                              |        | On-chip reference                                                                              | –    | 1   | –                  | LSBs  |
| ADC Accuracy at Extended Temperatures                                                                                                                                        |        |                                                                                                |      |     |                    |       |
| Resolution                                                                                                                                                                   |        | T <sub>j</sub> = −55°C to 125°C                                                                | 10   | –   | –                  | Bits  |
| Integral nonlinearity <sup>(2)</sup>                                                                                                                                         | INL    | T <sub>j</sub> = −55°C to 125°C                                                                | –    | –   | ±1.5               | LSBs  |
| Differential nonlinearity                                                                                                                                                    | DNL    | No missing codes, guaranteed monotonic (T <sub>j</sub> = −55°C to 125°C)                       | –    | –   | ±1                 |       |
| Analog Inputs <sup>(2)</sup>                                                                                                                                                 |        |                                                                                                |      |     |                    |       |
| ADC input ranges                                                                                                                                                             |        | Unipolar operation                                                                             | 0    | –   | 1                  | V     |
|                                                                                                                                                                              |        | Bipolar operation                                                                              | −0.5 | –   | +0.5               | V     |
|                                                                                                                                                                              |        | Unipolar common mode range (FS input)                                                          | 0    | –   | +0.5               | V     |
|                                                                                                                                                                              |        | Bipolar common mode range (FS input)                                                           | +0.5 | –   | +0.6               | V     |
| Maximum external channel input ranges                                                                                                                                        |        | Adjacent channels set within these ranges should not corrupt measurements on adjacent channels | −0.1 | –   | V <sub>CCADC</sub> | V     |

## PL SYSMON I2C/PMBus Interfaces

Table 125: PL SYSMON I2C Fast Mode Interface Switching Characteristics<sup>(1)</sup>

| Symbol       | Description             | Min | Max | Units   |
|--------------|-------------------------|-----|-----|---------|
| $T_{SMFCKL}$ | SCL Low time            | 1.3 | –   | $\mu$ s |
| $T_{SMFCKH}$ | SCL High time           | 0.6 | –   | $\mu$ s |
| $T_{SMFCKO}$ | SDAO clock-to-out delay | –   | 900 | ns      |
| $T_{SMFDCK}$ | SDAI setup time         | 100 | –   | ns      |
| $F_{SMFCLK}$ | SCL clock frequency     | –   | 400 | kHz     |

**Notes:**

1. The test conditions are configured to the LVCMOS 1.8V I/O standard.

Table 126: PL SYSMON I2C Standard Mode Interface Switching Characteristics<sup>(1)</sup>

| Symbol       | Description             | Min | Max  | Units   |
|--------------|-------------------------|-----|------|---------|
| $T_{SMSCKL}$ | SCL Low time            | 4.7 | –    | $\mu$ s |
| $T_{SMSCKH}$ | SCL High time           | 4.0 | –    | $\mu$ s |
| $T_{SMSCKO}$ | SDAO clock-to-out delay | –   | 3450 | ns      |
| $T_{SMSDCK}$ | SDAI setup time         | 250 | –    | ns      |
| $F_{SMSCLK}$ | SCL clock frequency     | –   | 100  | kHz     |

**Notes:**

1. The test conditions are configured to the LVCMOS 1.8V I/O standard.