




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |                                                                                                                                               |
|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                        |
| Architecture            | MCU, FPGA                                                                                                                                     |
| Core Processor          | Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™, ARM Mali™-400 MP2                                         |
| Flash Size              | -                                                                                                                                             |
| RAM Size                | 256KB                                                                                                                                         |
| Peripherals             | DMA, WDT                                                                                                                                      |
| Connectivity            | CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG                                                                         |
| Speed                   | 500MHz, 600MHz, 1.2GHz                                                                                                                        |
| Primary Attributes      | Zynq®UltraScale+™ FPGA, 747K+ Logic Cells                                                                                                     |
| Operating Temperature   | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case          | 900-BBGA, FCBGA                                                                                                                               |
| Supplier Device Package | 900-FCBGA (31x31)                                                                                                                             |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/xilinx/xczu15eg-l1ffvc900i">https://www.e-xfl.com/product-detail/xilinx/xczu15eg-l1ffvc900i</a> |

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

| Symbol                               | Description                                                                                        | Min    | Max                            | Units |
|--------------------------------------|----------------------------------------------------------------------------------------------------|--------|--------------------------------|-------|
| V <sub>CCO_PSDDR</sub>               | PS DDR I/O supply voltage.                                                                         | −0.500 | 1.650                          | V     |
| V <sub>CC_PSDDR_PLL</sub>            | PS DDR PLL supply voltage.                                                                         | −0.500 | 2.000                          | V     |
| V <sub>CCO_PSIO</sub>                | PS I/O supply.                                                                                     | −0.500 | 3.630                          | V     |
| V <sub>PSIN</sub> <sup>(2)</sup>     | PS I/O input voltage.                                                                              | −0.500 | V <sub>CCO_PSIO</sub> + 0.550  | V     |
|                                      | PS DDR I/O input voltage.                                                                          | −0.500 | V <sub>CCO_PSDDR</sub> + 0.550 | V     |
| V <sub>CC_PSBATT</sub>               | PS battery-backed RAM and battery-backed real-time clock (RTC) supply voltage.                     | −0.500 | 2.000                          | V     |
| <b>Programmable Logic (PL)</b>       |                                                                                                    |        |                                |       |
| V <sub>CCINT</sub>                   | Internal supply voltage.                                                                           | −0.500 | 1.000                          | V     |
| V <sub>CCINT_IO</sub> <sup>(3)</sup> | Internal supply voltage for the I/O banks.                                                         | −0.500 | 1.000                          | V     |
| V <sub>CCAUX</sub>                   | Auxiliary supply voltage.                                                                          | −0.500 | 2.000                          | V     |
| V <sub>CCBRAM</sub>                  | Supply voltage for the block RAM memories.                                                         | −0.500 | 1.000                          | V     |
| V <sub>CCO</sub>                     | Output drivers supply voltage for HD I/O banks.                                                    | −0.500 | 3.400                          | V     |
|                                      | Output drivers supply voltage for HP I/O banks.                                                    | −0.500 | 2.000                          | V     |
| V <sub>CCAUX_IO</sub> <sup>(4)</sup> | Auxiliary supply voltage for the I/O banks.                                                        | −0.500 | 2.000                          | V     |
| V <sub>REF</sub>                     | Input reference voltage.                                                                           | −0.500 | 2.000                          | V     |
| V <sub>IN</sub> <sup>(2)(5)(7)</sup> | I/O input voltage for HD I/O banks. <sup>(6)</sup>                                                 | −0.550 | V <sub>CCO</sub> + 0.550       | V     |
|                                      | I/O input voltage for HP I/O banks.                                                                | −0.550 | V <sub>CCO</sub> + 0.550       | V     |
| I <sub>DC</sub>                      | Available output current at the pad.                                                               | −20    | 20                             | mA    |
| I <sub>RMS</sub>                     | Available RMS output current at the pad.                                                           | −20    | 20                             | mA    |
| <b>GTH or GTY Transceiver</b>        |                                                                                                    |        |                                |       |
| V <sub>MGTAVCC</sub>                 | Analog supply voltage for transceiver circuits.                                                    | −0.500 | 1.000                          | V     |
| V <sub>MGTAVTT</sub>                 | Analog supply voltage for transceiver termination circuits.                                        | −0.500 | 1.300                          | V     |
| V <sub>MGTVCCAUX</sub>               | Auxiliary analog Quad PLL (QPLL) voltage supply for transceivers.                                  | −0.500 | 1.900                          | V     |
| V <sub>MGTREFCLK</sub>               | Transceiver reference clock absolute input voltage.                                                | −0.500 | 1.300                          | V     |
| V <sub>MGTAVTTRCAL</sub>             | Analog supply voltage for the resistor calibration circuit of the transceiver column.              | −0.500 | 1.300                          | V     |
| V <sub>IN</sub>                      | Receiver (RXP/RXN) and transmitter (TXP/TXN) absolute input voltage.                               | −0.500 | 1.200                          | V     |
| I <sub>DCIN-FLOAT</sub>              | DC input current for receiver input pins DC coupled RX termination = floating. <sup>(8)</sup>      | —      | 10                             | mA    |
| I <sub>DCIN-MGTAVTT</sub>            | DC input current for receiver input pins DC coupled RX termination = V <sub>MGTAVTT</sub> .        | —      | 10                             | mA    |
| I <sub>DCIN-GND</sub>                | DC input current for receiver input pins DC coupled RX termination = GND. <sup>(9)</sup>           | —      | 0                              | mA    |
| I <sub>DCIN-PROG</sub>               | DC input current for receiver input pins DC coupled RX termination = programmable. <sup>(10)</sup> | —      | 0                              | mA    |
| I <sub>DCOUT-FLOAT</sub>             | DC output current for transmitter pins DC coupled RX termination = floating.                       | —      | 6                              | mA    |
| I <sub>DCOUT-MGTAVTT</sub>           | DC output current for transmitter pins DC coupled RX termination = V <sub>MGTAVTT</sub> .          | —      | 6                              | mA    |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol                                   | Description                                                                                                   | Min    | Typ   | Max                      | Units |
|------------------------------------------|---------------------------------------------------------------------------------------------------------------|--------|-------|--------------------------|-------|
| V <sub>CCO</sub> <sup>(8)</sup>          | Supply voltage for HD I/O banks.                                                                              | 1.140  | –     | 3.400                    | V     |
|                                          | Supply voltage for HP I/O banks.                                                                              | 0.950  | –     | 1.900                    | V     |
| V <sub>CCAUX_IO</sub> <sup>(9)</sup>     | Auxiliary I/O supply voltage.                                                                                 | 1.746  | 1.800 | 1.854                    | V     |
| V <sub>IN</sub> <sup>(10)</sup>          | I/O input voltage.                                                                                            | –0.200 | –     | V <sub>CCO</sub> + 0.200 | V     |
| I <sub>IN</sub> <sup>(11)</sup>          | Maximum current through any PL or PS pin in a powered or unpowered bank when forward biasing the clamp diode. | –      | –     | 10                       | mA    |
| <b>GTH or GTY Transceiver</b>            |                                                                                                               |        |       |                          |       |
| V <sub>MGTAVCC</sub> <sup>(12)</sup>     | Analog supply voltage for the GTH or GTY transceiver.                                                         | 0.873  | 0.900 | 0.927                    | V     |
| V <sub>MGTAVTT</sub> <sup>(12)</sup>     | Analog supply voltage for the GTH or GTY transmitter and receiver termination circuits.                       | 1.164  | 1.200 | 1.236                    | V     |
| V <sub>MGTVCCAUX</sub> <sup>(12)</sup>   | Auxiliary analog QPLL voltage supply for the transceivers.                                                    | 1.746  | 1.800 | 1.854                    | V     |
| V <sub>MGTAVTTRCAL</sub> <sup>(12)</sup> | Analog supply voltage for the resistor calibration circuit of the GTH or GTY transceiver column.              | 1.164  | 1.200 | 1.236                    | V     |
| <b>VCU</b>                               |                                                                                                               |        |       |                          |       |
| V <sub>CCINT_VCU</sub>                   | Internal supply voltage for the VCU.                                                                          | 0.825  | 0.850 | 0.876                    | V     |
|                                          | For -1LI and -2LE (V <sub>CCINT</sub> = 0.72V) devices: Internal supply voltage for the VCU.                  | 0.825  | 0.850 | 0.876                    | V     |
|                                          | For -3E devices: Internal supply voltage for the VCU.                                                         | 0.873  | 0.900 | 0.927                    | V     |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol                         | Description                                                                                | Min   | Typ   | Max   | Units |
|--------------------------------|--------------------------------------------------------------------------------------------|-------|-------|-------|-------|
| <b>PL System Monitor</b>       |                                                                                            |       |       |       |       |
| V <sub>CCADC</sub>             | PL System Monitor supply relative to GNDADC.                                               | 1.746 | 1.800 | 1.854 | V     |
| V <sub>REFP</sub>              | PL System Monitor externally supplied reference voltage relative to GNDADC.                | 1.200 | 1.250 | 1.300 | V     |
| <b>Temperature</b>             |                                                                                            |       |       |       |       |
| T <sub>j</sub> <sup>(13)</sup> | Junction temperature operating range for extended (E) temperature devices. <sup>(14)</sup> | 0     | –     | 100   | °C    |
|                                | Junction temperature operating range for industrial (I) temperature devices.               | –40   | –     | 100   | °C    |
|                                | Junction temperature operating range for eFUSE programming.                                | –40   | –     | 125   | °C    |

**Notes:**

- All voltages are relative to GND.
- For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
- V<sub>CC\_PSINTFP\_DDR</sub> must be tied to V<sub>CC\_PSINTFP</sub>.
- Includes V<sub>CCO\_PSDDR</sub> of 1.2V, 1.35V, 1.5V at ±5% and 1.1V +0.07V/–0.04V depending upon the tolerances required by specific memory standards.
- Applies to all PS I/O supply banks. Includes V<sub>CCO\_PSIO</sub> of 1.8V, 2.5V, and 3.3V at ±5%.
- If the battery-backed RAM or RTC is not used, connect V<sub>CC\_PSBATT</sub> to GND or V<sub>CC\_PSAUX</sub>. The V<sub>CC\_PSAUX</sub> maximum of 1.89V is acceptable on an unused V<sub>CC\_PSBATT</sub>.
- V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>.
- Includes V<sub>CCO</sub> of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/–5%.
- V<sub>CCAUX\_IO</sub> must be connected to V<sub>CCAUX</sub>.
- The lower absolute voltage specification always applies.
- A total of 200 mA per bank should not be exceeded.
- Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
- Xilinx recommends measuring the T<sub>j</sub> of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 69](#) and [Table 124](#)) must be accounted for in your design. For example, when using the PL system monitor with an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T<sub>j</sub> (100°C – 3°C = 97°C).
- Devices labeled with the speed/temperature grade of -2LE normally operate under Extended (E) temperature grade specifications with a maximum junction temperature of 100°C. However, E temperature grade devices can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do at 100°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T<sub>j</sub> = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.

## PS-PL Power Sequencing

The PS and PL power supplies are fully independent. All PS power supplies can be powered before or after any PL power supplies. The PS and PL power regions are isolated to prevent damage.

## Power Supply Requirements

Table 10 shows the minimum current, in addition to  $I_{CCQ}$  maximum, required by each Zynq UltraScale+ device for proper power-on and configuration. If the current minimums shown in Table 10 are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after  $V_{CCINT}$  is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 10: Power-on Current by Device<sup>(1)</sup>

| $I_{CC}$ Min =                            | $I_{CCQ}$ +                               | XCZU2 | XCZU3 | XCZU4 | XCZU5 | XCZU6 | XCZU7 | XCZU9 | XCZU11 | XCZU15 | XCZU17 | XCZU19 | Units |
|-------------------------------------------|-------------------------------------------|-------|-------|-------|-------|-------|-------|-------|--------|--------|--------|--------|-------|
| $I_{CCINTMIN}$                            | $I_{CCINTQ}^{+}$                          | 464   | 464   | 770   | 770   | 1800  | 1514  | 1800  | 1961   | 2242   | 3433   | 3433   | mA    |
| $I_{CCINT\_IOMIN}^{+}$<br>$I_{CCBRAMMIN}$ | $I_{CCBRAMQ}^{+}$<br>$I_{CCINT\_IOQ}^{+}$ | 155   | 155   | 257   | 257   | 600   | 505   | 600   | 654    | 748    | 1145   | 1145   | mA    |
| $I_{CCOMIN}$                              | $I_{CCOQ}^{+}$                            | 50    | 50    | 50    | 50    | 50    | 50    | 50    | 55     | 63     | 96     | 96     | mA    |
| $I_{CCAUXMIN}^{+}$<br>$I_{CCAUX\_IOMIN}$  | $I_{CCAUXQ}^{+}$<br>$I_{CCAUX\_IOQ}^{+}$  | 111   | 111   | 386   | 386   | 650   | 362   | 650   | 709    | 810    | 1240   | 1240   | mA    |

### Notes:

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at [www.xilinx.com/power](http://www.xilinx.com/power)) to estimate power-on current for all supplies.

Table 11 shows the power supply ramp time.

Table 11: Power Supply Ramp Time

| Symbol                  | Description                                           | Min | Max | Units |
|-------------------------|-------------------------------------------------------|-----|-----|-------|
| $T_{VCCINT}$            | Ramp time from GND to 95% of $V_{CCINT}$ .            | 0.2 | 40  | ms    |
| $T_{VCCINT\_IO}$        | Ramp time from GND to 95% of $V_{CCINT\_IO}$ .        | 0.2 | 40  | ms    |
| $T_{VCCINT\_VCU}$       | Ramp time from GND to 95% of $V_{CCINT\_VCU}$ .       | 0.2 | 40  | ms    |
| $T_{VCCO}$              | Ramp time from GND to 95% of $V_{CCO}$ .              | 0.2 | 40  | ms    |
| $T_{VCCAUX}$            | Ramp time from GND to 95% of $V_{CCAUX}$ .            | 0.2 | 40  | ms    |
| $T_{VCCBRAM}$           | Ramp time from GND to 95% of $V_{CCBRAM}$ .           | 0.2 | 40  | ms    |
| $T_{MGTAVCC}$           | Ramp time from GND to 95% of $V_{MGTAVCC}$ .          | 0.2 | 40  | ms    |
| $T_{MGTAVTT}$           | Ramp time from GND to 95% of $V_{MGTAVTT}$ .          | 0.2 | 40  | ms    |
| $T_{MGTVCCAUX}$         | Ramp time from GND to 95% of $V_{MGTVCCAUX}$ .        | 0.2 | 40  | ms    |
| $T_{VCC\_PSINTFP}$      | Ramp time from GND to 95% of $V_{CC\_PSINTFP}$ .      | 0.2 | 40  | ms    |
| $T_{VCC\_PSINTLP}$      | Ramp time from GND to 95% of $V_{CC\_PSINTLP}$ .      | 0.2 | 40  | ms    |
| $T_{VCC\_PSAUX}$        | Ramp time from GND to 95% of $V_{CC\_PSAUX}$ .        | 0.2 | 40  | ms    |
| $T_{VCC\_PSINTFP\_DDR}$ | Ramp time from GND to 95% of $V_{CC\_PSINTFP\_DDR}$ . | 0.2 | 40  | ms    |
| $T_{VCC\_PSADC}$        | Ramp time from GND to 95% of $V_{CC\_PSADC}$ .        | 0.2 | 40  | ms    |
| $T_{VCC\_PSPLL}$        | Ramp time from GND to 95% of $V_{CC\_PSPLL}$ .        | 0.2 | 40  | ms    |
| $T_{PS\_MGTRAVCC}$      | Ramp time from GND to 95% of $V_{CC\_MGTRAVCC}$ .     | 0.2 | 40  | ms    |
| $T_{PS\_MGTRAVTT}$      | Ramp time from GND to 95% of $V_{CC\_MGTRAVTT}$ .     | 0.2 | 40  | ms    |

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the Vivado® Design Suite as outlined in [Table 25](#).

**Table 25: Speed Specification Version By Device**

| 2017.1 | Device                                                                                                                          |
|--------|---------------------------------------------------------------------------------------------------------------------------------|
| 1.08   | XCZU4CG, XCZU4EG, XCZU4EV, XCZU5CG, XCZU5EG, XCZU5EV, XCZU11EG                                                                  |
| 1.10   | XCZU2CG, XCZU2EG, XCZU3CG, XCZU3EG, XCZU6CG, XCZU6EG, XCZU7CG, XCZU7EG, XCZU7EV, XCZU9CG, XCZU9EG, XCZU15EG, XCZU17EG, XCZU19EG |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Zynq UltraScale+ MPSoC.

# Processor System (PS) Performance Characteristics

Table 28: Processor Performance

| Symbol              | Description                  | Speed Grade |      |      | Units |
|---------------------|------------------------------|-------------|------|------|-------|
|                     |                              | -3          | -2   | -1   |       |
| F <sub>APUMAX</sub> | Maximum APU clock frequency. | 1500        | 1333 | 1200 | MHz   |
| F <sub>RPUMAX</sub> | Maximum RPU clock frequency. | 600         | 533  | 500  | MHz   |
| F <sub>GPUMAX</sub> | Maximum GPU clock frequency. | 667         | 600  | 600  | MHz   |

Table 29: Configuration and Security Unit Performance

| Symbol                 | Description                                   | Speed Grade |     |     | Units |
|------------------------|-----------------------------------------------|-------------|-----|-----|-------|
|                        |                                               | -3          | -2  | -1  |       |
| F <sub>CSUCIBMAX</sub> | Maximum CSU crypto interface block frequency. | 400         | 400 | 400 | MHz   |

Table 30: PS DDR Performance

| Memory Standard | Package                                | DRAM Type                          | Speed Grade |      |     |      |     |      | Units |
|-----------------|----------------------------------------|------------------------------------|-------------|------|-----|------|-----|------|-------|
|                 |                                        |                                    | -3          |      | -2  |      | -1  |      |       |
|                 |                                        |                                    | Min         | Max  | Min | Max  | Min | Max  |       |
| DDR4            | All FFV packages, FBVB900, and SFVC784 | Single rank component              | 664         | 2400 | 664 | 2400 | 664 | 2400 | Mb/s  |
|                 |                                        | 1 rank DIMM <sup>(1)(2)</sup>      | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 |                                        | 2 rank DIMM <sup>(1)(3)</sup>      | 664         | 1866 | 664 | 1866 | 664 | 1866 | Mb/s  |
|                 | SFVA625                                | Single rank component              | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 |                                        | 1 rank DIMM <sup>(1)(2)</sup>      | 664         | 1866 | 664 | 1866 | 664 | 1866 | Mb/s  |
|                 |                                        | 2 rank DIMM <sup>(1)(3)</sup>      | 664         | 1600 | 664 | 1600 | 664 | 1600 | Mb/s  |
|                 | SBVA484                                | Single rank component              | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
|                 |                                        | 1 rank DIMM <sup>(1)(2)</sup>      | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
|                 |                                        | 2 rank DIMM <sup>(1)(3)</sup>      | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
| LPDDR4          | All FFV packages, FBVB900 and SFVC784  | Single die package <sup>(5)</sup>  | 664         | 2400 | 664 | 2400 | 664 | 2400 | Mb/s  |
|                 |                                        | Dual die package <sup>(4)(5)</sup> | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 | SFVA625                                | Single die package <sup>(5)</sup>  | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 |                                        | Dual die package <sup>(4)(5)</sup> | 664         | 1866 | 664 | 1866 | 664 | 1866 | Mb/s  |
|                 | SBVA484                                | Single die package <sup>(5)</sup>  | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
|                 |                                        | Dual die package <sup>(4)(5)</sup> | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |

Table 31: PS NAND NV-DDR Synchronous Performance

| Memory Standard       | Mode | Speed Grade |       |       | Units |
|-----------------------|------|-------------|-------|-------|-------|
|                       |      | -3          | -2    | -1    |       |
|                       |      | Max         | Max   | Max   |       |
| NV-DDR <sup>(1)</sup> | 5    | 200         | 200   | 200   | Mb/s  |
|                       | 4    | 166.6       | 166.6 | 166.6 | Mb/s  |
|                       | 3    | 133.3       | 133.3 | 133.3 | Mb/s  |
|                       | 2    | 100         | 100   | 100   | Mb/s  |
|                       | 1    | 66.6        | 66.6  | 66.6  | Mb/s  |
|                       | 0    | 40          | 40    | 40    | Mb/s  |

**Notes:**

1. The PS NAND memory controller interface for NV-DDR switching characteristics meets the requirements of the ONFI 3.1 specification.

Table 32: PS NAND SDR Asynchronous Performance

| Memory Standard       | Mode | Speed Grade |      |      | Units |
|-----------------------|------|-------------|------|------|-------|
|                       |      | -3          | -2   | -1   |       |
|                       |      | Max         | Max  | Max  |       |
| SDR <sup>(1)(2)</sup> | 5    | 50          | 50   | 50   | Mb/s  |
|                       | 4    | 40          | 40   | 40   | Mb/s  |
|                       | 3    | 33.3        | 33.3 | 33.3 | Mb/s  |
|                       | 2    | 28.5        | 28.5 | 28.5 | Mb/s  |
|                       | 1    | 20          | 20   | 20   | Mb/s  |
|                       | 0    | 10          | 10   | 10   | Mb/s  |

**Notes:**

1. The PS NAND memory controller interface for SDR switching characteristics meets the requirements of the ONFI 3.1 specification.
2. The NAND controller reference clock frequency maximum is 83 MHz.

Table 33: PS-PL Interface Performance

| Symbol                    | Description                                                    | Min | Max | Units |
|---------------------------|----------------------------------------------------------------|-----|-----|-------|
| F <sub>EMIOGEMCLK</sub>   | EMIO gigabit Ethernet controller maximum frequency.            | –   | 125 | MHz   |
| F <sub>EMIOSDCLK</sub>    | EMIO SD controller maximum frequency.                          | –   | 25  | MHz   |
| F <sub>EMIOSPICLK</sub>   | EMIO SPI controller maximum frequency.                         | –   | 25  | MHz   |
| F <sub>EMIOTRACECLK</sub> | EMIO trace controller maximum frequency.                       | –   | 125 | MHz   |
| F <sub>FCIDMACLK</sub>    | Flow control interface DMA maximum frequency.                  | –   | 333 | MHz   |
| F <sub>AXICLK</sub>       | Maximum AXI interface performance.                             | –   | 333 | MHz   |
| F <sub>DPLIVEVIDEO</sub>  | DisplayPort controller live video interface maximum frequency. | –   | 300 | MHz   |

# PS Switching Characteristics

## PS Clocks

Table 34: PS Reference Clock Requirements<sup>(1)</sup>

| Symbol         | Description                                                                       | Min | Typ | Max  | Units |
|----------------|-----------------------------------------------------------------------------------|-----|-----|------|-------|
| $T_{RMSJPCLK}$ | PS_REF_CLK input RMS clock jitter.                                                | –   | –   | 3    | ps    |
| $T_{PJPSCLK}$  | PS_REF_CLK input period jitter (peak-to-peak).<br>Number of clock cycles = 10,000 | –   | –   | 50   | ps    |
| $T_{DCPSCLK}$  | PS_REF_CLK duty cycle.                                                            | 45  | –   | 55   | %     |
| $T_{RFPCLK}$   | PS_REF_CLK rise time (20%–80%)<br>and fall time (80%–20%).                        | –   | –   | 2.22 | ns    |
| $F_{PCLK}$     | PS_REF_CLK frequency.                                                             | 27  | –   | 60   | MHz   |

**Notes:**

- The values in this table are applicable to alternative PS reference clock inputs ALT\_REF\_CLK, AUX\_REF\_CLK, and VIDEO\_CLK.

Table 35: PS RTC Crystal Requirements<sup>(1)</sup>

| Symbol       | Description                                      | Min | Typ  | Max | Units      |
|--------------|--------------------------------------------------|-----|------|-----|------------|
| $F_{XTAL}$   | Parallel resonance crystal frequency.            | –   | 32.8 | –   | KHz        |
| $T_{FTXTAL}$ | Frequency tolerance.                             | –20 | –    | 20  | ppm        |
| $C_{XTAL}$   | Load capacitance for crystal parallel resonance. | –   | 12.5 | –   | pF         |
| $R_{ESR}$    | Crystal ESR (16.8 and 19.2 MHz).                 | –   | 70   | –   | K $\Omega$ |
| $C_{SHUNT}$  | Crystal shunt capacitance.                       | –   | 1.4  | –   | pF         |

**Notes:**

- Required board components: Feedback resistor = 4.7 M $\Omega$ , PCB and pad capacitance = 1.5 pF,  $C_1$  and  $C_2$  capacitance = 21 pF.

Table 36: PS PLL Switching Characteristics

| Symbol            | Description                   | Speed Grade |      |      | Units   |
|-------------------|-------------------------------|-------------|------|------|---------|
|                   |                               | -3          | -2   | -1   |         |
| $F_{LOCKPSPLL}$   | PLL maximum lock time.        | 100         | 100  | 100  | $\mu$ s |
| $F_{PSPLLMAX}$    | PLL maximum output frequency. | 1600        | 1600 | 1600 | MHz     |
| $F_{PSPLLMIN}$    | PLL minimum output frequency. | 750         | 750  | 750  | MHz     |
| $F_{PSPLLVCOMAX}$ | PLL maximum VCO frequency.    | 3000        | 3000 | 3000 | MHz     |
| $F_{PSPLLVCOMIN}$ | PLL minimum VCO frequency.    | 1500        | 1500 | 1500 | MHz     |

## PS Triple-timer Counter Interface

Table 54: Triple-timer Counter Interface

| Symbol          | Description                                        | Min                                    | Max                         | Units |
|-----------------|----------------------------------------------------|----------------------------------------|-----------------------------|-------|
| $T_{PWTTCOCLK}$ | Triple-timer counter output clock pulse width.     | 60.4                                   | —                           | ns    |
| $F_{TTCOCLK}$   | Triple-timer counter output clock frequency.       | —                                      | 16.5                        | MHz   |
| $T_{TTCICLKHL}$ | Triple-timer counter input clock high pulse width. | $1.5 \times 1/F_{LPD\_LSBUS\_CTRLMAX}$ | —                           | ns    |
| $T_{TTCICLKHL}$ | Triple-timer counter input clock low pulse width.  | $1.5 \times 1/F_{LPD\_LSBUS\_CTRLMAX}$ | —                           | ns    |
| $F_{TTCICLK}$   | Triple-timer counter input clock frequency.        | —                                      | $F_{LPD\_LSBUS\_CTRLMAX}/3$ | MHz   |

**Notes:**

1. All timing values assume an ideal external input clock. Your actual timing budget must account for additional external clock jitter.

## PS Watchdog Timer Interface

Table 55: Watchdog Timer Interface

| Symbol       | Description                           | Min | Max | Units |
|--------------|---------------------------------------|-----|-----|-------|
| $F_{WDTCLK}$ | Watchdog timer input clock frequency. | —   | 100 | MHz   |

# Programmable Logic (PL) Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Zynq UltraScale+ MPSoC. These values are subject to the same guidelines as the [AC Switching Characteristics, page 22](#). In each table, the I/O bank type is either high performance (HP) or high density (HD).

Table 70: LVDS Component Mode Performance

| Description                                   | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |      |       |      |     |      |       |      |     |      | Units |
|-----------------------------------------------|---------------|-------------------------------------------------------|------|-------|------|-----|------|-------|------|-----|------|-------|
|                                               |               | 0.90V                                                 |      | 0.85V |      |     |      | 0.72V |      |     |      |       |
|                                               |               | -3                                                    |      | -2    |      | -1  |      | -2    |      | -1  |      |       |
|                                               |               | Min                                                   | Max  | Min   | Max  | Min | Max  | Min   | Max  | Min | Max  |       |
| LVDS TX DDR (OSERDES 4:1, 8:1)                | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | 0   | 1250 | Mb/s  |
| LVDS TX SDR (OSERDES 2:1, 4:1)                | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | 0   | 625  | Mb/s  |
| LVDS RX DDR (ISERDES 1:4, 1:8) <sup>(1)</sup> | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | 0   | 1250 | Mb/s  |
| LVDS RX DDR                                   | HD            | 0                                                     | 250  | 0     | 250  | 0   | 250  | 0     | 250  | 0   | 250  | Mb/s  |
| LVDS RX SDR (ISERDES 1:2, 1:4) <sup>(1)</sup> | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | 0   | 625  | Mb/s  |
| LVDS RX SDR                                   | HD            | 0                                                     | 125  | 0     | 125  | 0   | 125  | 0     | 125  | 0   | 125  | Mb/s  |

## Notes:

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 71: LVDS Native Mode Performance<sup>(1)(2)</sup>

| Description                              | DATA_WIDTH | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |      |                   |      |       |      |                   |      |       |      | Units |
|------------------------------------------|------------|---------------|-------------------------------------------------------|------|-------------------|------|-------|------|-------------------|------|-------|------|-------|
|                                          |            |               | 0.90V                                                 |      | 0.85V             |      |       |      | 0.72V             |      |       |      |       |
|                                          |            |               | -3 <sup>(3)</sup>                                     |      | -2 <sup>(3)</sup> |      | -1    |      | -2 <sup>(3)</sup> |      | -1    |      |       |
|                                          |            |               | Min                                                   | Max  | Min               | Max  | Min   | Max  | Min               | Max  | Min   | Max  |       |
| LVDS TX DDR (TX_BITSLICE)                | 4          | HP            | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1400 | 375   | 1260 | Mb/s  |
|                                          | 8          |               | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1600 | 375   | 1260 | Mb/s  |
| LVDS TX SDR (TX_BITSLICE)                | 4          | HP            | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 700  | 187.5 | 630  | Mb/s  |
|                                          | 8          |               | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 800  | 187.5 | 630  | Mb/s  |
| LVDS RX DDR (RX_BITSLICE) <sup>(4)</sup> | 4          | HP            | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1400 | 375   | 1260 | Mb/s  |
|                                          | 8          |               | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1600 | 375   | 1260 | Mb/s  |
| LVDS RX SDR (RX_BITSLICE) <sup>(4)</sup> | 4          | HP            | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 700  | 187.5 | 630  | Mb/s  |
|                                          | 8          |               | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 800  | 187.5 | 630  | Mb/s  |

## Notes:

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY\_MODE = VCO\_HALF the minimum frequency is PLL\_F<sub>VCOMIN</sub>/2.
3. In the SBVA484 package, the maximum data rate is 1260 Mb/s for DDR interfaces and 630 Mb/s for SDR interfaces.
4. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 75: IOB High Density (HD) Switching Characteristics (Cont'd)

| I/O Standards  | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       |       | Units |
|----------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|-------|
|                | 0.90V                          | 0.85V | 0.72V | 0.90V | 0.85V | 0.72V                           | 0.90V | 0.85V | 0.72V | 0.90V | 0.85V                            | 0.72V | 0.90V | 0.85V | 0.72V |       |
|                | -3                             | -2    | -1    | -2    | -1    | -3                              | -2    | -1    | -2    | -1    | -3                               | -2    | -1    | -2    | -1    |       |
| HSTL_I_F       | 0.856                          | 0.856 | 0.900 | 0.856 | 0.900 | 1.611                           | 1.611 | 1.762 | 1.611 | 1.762 | 1.313                            | 1.313 | 1.417 | 1.313 | 1.417 | ns    |
| HSTL_I_S       | 0.856                          | 0.856 | 0.900 | 0.856 | 0.900 | 1.798                           | 1.798 | 1.913 | 1.798 | 1.913 | 1.630                            | 1.630 | 1.780 | 1.630 | 1.780 | ns    |
| HSUL_12_F      | 0.780                          | 0.780 | 0.867 | 0.780 | 0.867 | 1.573                           | 1.573 | 1.703 | 1.573 | 1.703 | 1.222                            | 1.222 | 1.335 | 1.222 | 1.335 | ns    |
| HSUL_12_S      | 0.780                          | 0.780 | 0.867 | 0.780 | 0.867 | 1.711                           | 1.711 | 1.864 | 1.711 | 1.864 | 1.536                            | 1.536 | 1.665 | 1.536 | 1.665 | ns    |
| LVC MOS12_F_12 | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.689                           | 1.689 | 1.856 | 1.689 | 1.856 | 1.202                            | 1.202 | 1.317 | 1.202 | 1.317 | ns    |
| LVC MOS12_F_4  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.742                           | 1.742 | 1.922 | 1.742 | 1.922 | 1.353                            | 1.353 | 1.478 | 1.353 | 1.478 | ns    |
| LVC MOS12_F_8  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.714                           | 1.714 | 1.879 | 1.714 | 1.879 | 1.292                            | 1.292 | 1.432 | 1.292 | 1.432 | ns    |
| LVC MOS12_S_12 | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 2.073                           | 2.073 | 2.247 | 2.073 | 2.247 | 1.581                            | 1.581 | 1.717 | 1.581 | 1.717 | ns    |
| LVC MOS12_S_4  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 1.979                           | 1.979 | 2.182 | 1.979 | 2.182 | 1.633                            | 1.633 | 1.772 | 1.633 | 1.772 | ns    |
| LVC MOS12_S_8  | 0.918                          | 0.918 | 0.976 | 0.918 | 0.976 | 2.205                           | 2.205 | 2.406 | 2.205 | 2.406 | 1.767                            | 1.767 | 1.928 | 1.767 | 1.928 | ns    |
| LVC MOS15_F_12 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.713                           | 1.713 | 1.892 | 1.713 | 1.892 | 1.275                            | 1.275 | 1.428 | 1.275 | 1.428 | ns    |
| LVC MOS15_F_16 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.722                           | 1.722 | 1.881 | 1.722 | 1.881 | 1.260                            | 1.260 | 1.407 | 1.260 | 1.407 | ns    |
| LVC MOS15_F_4  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.825                           | 1.825 | 1.959 | 1.825 | 1.959 | 1.453                            | 1.453 | 1.557 | 1.453 | 1.557 | ns    |
| LVC MOS15_F_8  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.778                           | 1.778 | 1.930 | 1.778 | 1.930 | 1.378                            | 1.378 | 1.458 | 1.378 | 1.458 | ns    |
| LVC MOS15_S_12 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 1.991                           | 1.991 | 2.139 | 1.991 | 2.139 | 1.516                            | 1.516 | 1.648 | 1.516 | 1.648 | ns    |
| LVC MOS15_S_16 | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 2.172                           | 2.172 | 2.389 | 2.172 | 2.389 | 1.707                            | 1.707 | 1.888 | 1.707 | 1.888 | ns    |
| LVC MOS15_S_4  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 2.313                           | 2.313 | 2.483 | 2.313 | 2.483 | 1.952                            | 1.952 | 2.123 | 1.952 | 2.123 | ns    |
| LVC MOS15_S_8  | 0.905                          | 0.905 | 0.958 | 0.905 | 0.958 | 2.170                           | 2.170 | 2.400 | 2.170 | 2.400 | 1.817                            | 1.817 | 1.984 | 1.817 | 1.984 | ns    |
| LVC MOS18_F_12 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.805                           | 1.805 | 1.962 | 1.805 | 1.962 | 1.383                            | 1.383 | 1.471 | 1.383 | 1.471 | ns    |
| LVC MOS18_F_16 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.785                           | 1.785 | 1.917 | 1.785 | 1.917 | 1.338                            | 1.338 | 1.446 | 1.338 | 1.446 | ns    |
| LVC MOS18_F_4  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.868                           | 1.868 | 2.013 | 1.868 | 2.013 | 1.472                            | 1.472 | 1.599 | 1.472 | 1.599 | ns    |
| LVC MOS18_F_8  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 1.797                           | 1.797 | 1.979 | 1.797 | 1.979 | 1.384                            | 1.384 | 1.487 | 1.384 | 1.487 | ns    |
| LVC MOS18_S_12 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.201                           | 2.201 | 2.408 | 2.201 | 2.408 | 1.762                            | 1.762 | 1.894 | 1.762 | 1.894 | ns    |
| LVC MOS18_S_16 | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.173                           | 2.173 | 2.362 | 2.173 | 2.362 | 1.702                            | 1.702 | 1.834 | 1.702 | 1.834 | ns    |
| LVC MOS18_S_4  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.346                           | 2.346 | 2.567 | 2.346 | 2.567 | 1.951                            | 1.951 | 2.092 | 1.951 | 2.092 | ns    |
| LVC MOS18_S_8  | 0.915                          | 0.915 | 0.958 | 0.915 | 0.958 | 2.292                           | 2.292 | 2.511 | 2.292 | 2.511 | 1.848                            | 1.848 | 2.008 | 1.848 | 2.008 | ns    |
| LVC MOS25_F_12 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.153                           | 2.153 | 2.453 | 2.153 | 2.453 | 1.692                            | 1.692 | 1.856 | 1.692 | 1.856 | ns    |
| LVC MOS25_F_16 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.105                           | 2.105 | 2.406 | 2.105 | 2.406 | 1.623                            | 1.623 | 1.786 | 1.623 | 1.786 | ns    |
| LVC MOS25_F_4  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.344                           | 2.344 | 2.554 | 2.344 | 2.554 | 1.842                            | 1.842 | 2.039 | 1.842 | 2.039 | ns    |
| LVC MOS25_F_8  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.184                           | 2.184 | 2.516 | 2.184 | 2.516 | 1.726                            | 1.726 | 1.910 | 1.726 | 1.910 | ns    |
| LVC MOS25_S_12 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.558                           | 2.558 | 2.840 | 2.558 | 2.840 | 1.971                            | 1.971 | 2.194 | 1.971 | 2.194 | ns    |
| LVC MOS25_S_16 | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.449                           | 2.449 | 2.740 | 2.449 | 2.740 | 1.852                            | 1.852 | 2.063 | 1.852 | 2.063 | ns    |
| LVC MOS25_S_4  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.770                           | 2.770 | 3.066 | 2.770 | 3.066 | 2.224                            | 2.224 | 2.458 | 2.224 | 2.458 | ns    |
| LVC MOS25_S_8  | 0.988                          | 0.988 | 1.042 | 0.988 | 1.042 | 2.663                           | 2.663 | 2.963 | 2.663 | 2.963 | 2.091                            | 2.091 | 2.373 | 2.091 | 2.373 | ns    |
| LVC MOS33_F_12 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.415                           | 2.415 | 2.651 | 2.415 | 2.651 | 1.754                            | 1.754 | 1.915 | 1.754 | 1.915 | ns    |
| LVC MOS33_F_16 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.383                           | 2.383 | 2.603 | 2.383 | 2.603 | 1.734                            | 1.734 | 1.869 | 1.734 | 1.869 | ns    |
| LVC MOS33_F_4  | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.541                           | 2.541 | 2.765 | 2.541 | 2.765 | 1.932                            | 1.932 | 2.135 | 1.932 | 2.135 | ns    |
| LVC MOS33_F_8  | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.603                           | 2.603 | 2.822 | 2.603 | 2.822 | 1.937                            | 1.937 | 2.130 | 1.937 | 2.130 | ns    |
| LVC MOS33_S_12 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.705                           | 2.705 | 3.047 | 2.705 | 3.047 | 2.049                            | 2.049 | 2.318 | 2.049 | 2.318 | ns    |
| LVC MOS33_S_16 | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.714                           | 2.714 | 3.024 | 2.714 | 3.024 | 2.028                            | 2.028 | 2.232 | 2.028 | 2.232 | ns    |
| LVC MOS33_S_4  | 1.154                          | 1.154 | 1.213 | 1.154 | 1.213 | 2.999                           | 2.999 | 3.340 | 2.999 | 3.340 | 2.320                            | 2.320 | 2.610 | 2.320 | 2.610 | ns    |

Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standards  | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |         |         |         |         | Units |
|----------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|---------|---------|---------|---------|-------|
|                | 0.90V                          |       | 0.85V |       | 0.72V | 0.90V                           |       | 0.85V |       | 0.72V | 0.90V                            |         | 0.85V   |         | 0.72V   |       |
|                | -3                             | -2    | -1    | -2    | -1    | -3                              | -2    | -1    | -2    | -1    | -3                               | -2      | -1      | -2      | -1      |       |
| SSTL135_DCI_S  | 0.366                          | 0.366 | 0.399 | 0.366 | 0.399 | 0.746                           | 0.746 | 0.799 | 0.746 | 0.799 | 0.829                            | 0.829   | 0.893   | 0.829   | 0.893   | ns    |
| SSTL135_F      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.408                           | 0.408 | 0.428 | 0.408 | 0.428 | 0.528                            | 0.528   | 0.561   | 0.528   | 0.561   | ns    |
| SSTL135_M      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.555                           | 0.555 | 0.585 | 0.555 | 0.585 | 0.641                            | 0.641   | 0.679   | 0.641   | 0.679   | ns    |
| SSTL135_S      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.772                           | 0.772 | 0.823 | 0.772 | 0.823 | 0.827                            | 0.827   | 0.878   | 0.827   | 0.878   | ns    |
| SSTL15_DCI_F   | 0.402                          | 0.402 | 0.417 | 0.402 | 0.417 | 0.412                           | 0.412 | 0.429 | 0.412 | 0.429 | 0.531                            | 0.531   | 0.563   | 0.531   | 0.563   | ns    |
| SSTL15_DCI_M   | 0.402                          | 0.402 | 0.417 | 0.402 | 0.417 | 0.553                           | 0.553 | 0.583 | 0.553 | 0.583 | 0.645                            | 0.645   | 0.685   | 0.645   | 0.685   | ns    |
| SSTL15_DCI_S   | 0.402                          | 0.402 | 0.417 | 0.402 | 0.417 | 0.768                           | 0.768 | 0.822 | 0.768 | 0.822 | 0.847                            | 0.847   | 0.912   | 0.847   | 0.912   | ns    |
| SSTL15_F       | 0.371                          | 0.371 | 0.400 | 0.371 | 0.400 | 0.408                           | 0.408 | 0.428 | 0.408 | 0.428 | 0.530                            | 0.530   | 0.556   | 0.530   | 0.556   | ns    |
| SSTL15_M       | 0.371                          | 0.371 | 0.400 | 0.371 | 0.400 | 0.554                           | 0.554 | 0.585 | 0.554 | 0.585 | 0.639                            | 0.639   | 0.677   | 0.639   | 0.677   | ns    |
| SSTL15_S       | 0.371                          | 0.371 | 0.400 | 0.371 | 0.400 | 0.767                           | 0.767 | 0.817 | 0.767 | 0.817 | 0.813                            | 0.813   | 0.867   | 0.813   | 0.867   | ns    |
| SSTL18_I_DCI_F | 0.329                          | 0.329 | 0.336 | 0.329 | 0.336 | 0.445                           | 0.445 | 0.461 | 0.445 | 0.461 | 0.566                            | 0.566   | 0.595   | 0.566   | 0.595   | ns    |
| SSTL18_I_DCI_M | 0.329                          | 0.329 | 0.336 | 0.329 | 0.336 | 0.554                           | 0.554 | 0.585 | 0.554 | 0.585 | 0.644                            | 0.644   | 0.683   | 0.644   | 0.683   | ns    |
| SSTL18_I_DCI_S | 0.329                          | 0.329 | 0.336 | 0.329 | 0.336 | 0.762                           | 0.762 | 0.818 | 0.762 | 0.818 | 0.837                            | 0.837   | 0.899   | 0.837   | 0.899   | ns    |
| SSTL18_I_F     | 0.316                          | 0.316 | 0.337 | 0.316 | 0.337 | 0.454                           | 0.454 | 0.476 | 0.454 | 0.476 | 0.578                            | 0.578   | 0.608   | 0.578   | 0.608   | ns    |
| SSTL18_I_M     | 0.316                          | 0.316 | 0.337 | 0.316 | 0.337 | 0.571                           | 0.571 | 0.603 | 0.571 | 0.603 | 0.652                            | 0.652   | 0.692   | 0.652   | 0.692   | ns    |
| SSTL18_I_S     | 0.316                          | 0.316 | 0.337 | 0.316 | 0.337 | 0.782                           | 0.782 | 0.835 | 0.782 | 0.835 | 0.816                            | 0.816   | 0.870   | 0.816   | 0.870   | ns    |
| SUB_LVDS       | 0.539                          | 0.539 | 0.620 | 0.539 | 0.620 | 0.660                           | 0.660 | 0.692 | 0.660 | 0.692 | 969.863                          | 969.863 | 969.863 | 969.863 | 969.863 | ns    |

## IOB 3-state Output Switching Characteristics

Table 77 specifies the values of T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> and T<sub>INBUF\_DELAY\_IBUFDIS\_O</sub>. T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>INBUF\_DELAY\_IBUFDIS\_O</sub> is the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> when the DCITERMDISABLE pin is used. In HD I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> when the INTERMDISABLE pin is used.

Table 77: IOB 3-state Output Switching Characteristics

| Symbol                             | Description                                                     | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       |       | Units |
|------------------------------------|-----------------------------------------------------------------|-------------------------------------------------------|-------|-------|-------|-------|-------|
|                                    |                                                                 | 0.90V                                                 |       | 0.85V |       | 0.72V |       |
|                                    |                                                                 | -3                                                    | -2    | -1    | -2    | -1    |       |
| T <sub>OUTBUF_DELAY_TE_PAD</sub>   | T input to pad high-impedance for HD I/O banks                  | 6.318                                                 | 6.318 | 6.369 | 6.318 | 6.369 | ns    |
|                                    | T input to pad high-impedance for HP I/O banks                  | 5.330                                                 | 5.330 | 5.341 | 5.330 | 5.341 | ns    |
| T <sub>INBUF_DELAY_IBUFDIS_O</sub> | IBUF turn-on time from IBUFDISABLE to O output for HD I/O banks | 2.266                                                 | 2.266 | 2.430 | 2.266 | 2.430 | ns    |
|                                    | IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks | 0.936                                                 | 0.936 | 1.037 | 0.936 | 1.037 | ns    |

# MMCM Switching Characteristics

Table 85: MMCM Specification

| Symbol                          | Description                                             | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|---------------------------------|---------------------------------------------------------|----------------------------------------------------------|-------|------|-------|------|-------|
|                                 |                                                         | 0.90V                                                    | 0.85V |      | 0.72V |      |       |
|                                 |                                                         | -3                                                       | -2    | -1   | -2    | -1   |       |
| MMCM_F <sub>INMAX</sub>         | Maximum input clock frequency.                          | 1066                                                     | 933   | 800  | 933   | 800  | MHz   |
| MMCM_F <sub>INMIN</sub>         | Minimum input clock frequency.                          | 10                                                       | 10    | 10   | 10    | 10   | MHz   |
| MMCM_F <sub>INJITTER</sub>      | Maximum input clock period jitter.                      | < 20% of clock input period or 1 ns Max                  |       |      |       |      |       |
| MMCM_F <sub>INDUTY</sub>        | Input duty cycle range: 10–49 MHz.                      | 25–75                                                    |       |      |       |      | %     |
|                                 | Input duty cycle range: 50–199 MHz.                     | 30–70                                                    |       |      |       |      | %     |
|                                 | Input duty cycle range: 200–399 MHz.                    | 35–65                                                    |       |      |       |      | %     |
|                                 | Input duty cycle range: 400–499 MHz.                    | 40–60                                                    |       |      |       |      | %     |
|                                 | Input duty cycle range: >500 MHz.                       | 45–55                                                    |       |      |       |      | %     |
| MMCM_F <sub>MIN_PSCLK</sub>     | Minimum dynamic phase shift clock frequency.            | 0.01                                                     | 0.01  | 0.01 | 0.01  | 0.01 | MHz   |
| MMCM_F <sub>MAX_PSCLK</sub>     | Maximum dynamic phase shift clock frequency.            | 550                                                      | 500   | 450  | 500   | 450  | MHz   |
| MMCM_F <sub>VCOMIN</sub>        | Minimum MMCM VCO frequency.                             | 800                                                      | 800   | 800  | 800   | 800  | MHz   |
| MMCM_F <sub>VCOMAX</sub>        | Maximum MMCM VCO frequency.                             | 1600                                                     | 1600  | 1600 | 1600  | 1600 | MHz   |
| MMCM_F <sub>BANDWIDTH</sub>     | Low MMCM bandwidth at typical. <sup>(1)</sup>           | 1.00                                                     | 1.00  | 1.00 | 1.00  | 1.00 | MHz   |
|                                 | High MMCM bandwidth at typical. <sup>(1)</sup>          | 4.00                                                     | 4.00  | 4.00 | 4.00  | 4.00 | MHz   |
| MMCM_T <sub>STATPHAOFFSET</sub> | Static phase offset of the MMCM outputs. <sup>(2)</sup> | 0.12                                                     | 0.12  | 0.12 | 0.12  | 0.12 | ns    |
| MMCM_T <sub>OUTJITTER</sub>     | MMCM output jitter.                                     | Note 3                                                   |       |      |       |      |       |
| MMCM_T <sub>OUTDUTY</sub>       | MMCM output clock duty cycle precision. <sup>(4)</sup>  | 0.165                                                    | 0.20  | 0.20 | 0.20  | 0.20 | ns    |
| MMCM_T <sub>LOCKMAX</sub>       | MMCM maximum lock time for MMCM_F <sub>PFDMIN</sub> .   | 100                                                      | 100   | 100  | 100   | 100  | μs    |
| MMCM_F <sub>OUTMAX</sub>        | MMCM maximum output frequency.                          | 891                                                      | 775   | 667  | 725   | 667  | MHz   |
| MMCM_F <sub>OUTMIN</sub>        | MMCM minimum output frequency. <sup>(4)(5)</sup>        | 6.25                                                     | 6.25  | 6.25 | 6.25  | 6.25 | MHz   |
| MMCM_T <sub>EXTFDVAR</sub>      | External clock feedback variation.                      | < 20% of clock input period or 1 ns Max                  |       |      |       |      |       |
| MMCM_RST <sub>MINPULSE</sub>    | Minimum reset pulse width.                              | 5.00                                                     | 5.00  | 5.00 | 5.00  | 5.00 | ns    |
| MMCM_F <sub>PFDMAX</sub>        | Maximum frequency at the phase frequency detector.      | 550                                                      | 500   | 450  | 500   | 450  | MHz   |
| MMCM_F <sub>PFDMIN</sub>        | Minimum frequency at the phase frequency detector.      | 10                                                       | 10    | 10   | 10    | 10   | MHz   |
| MMCM_T <sub>FBDELAY</sub>       | Maximum delay in the feedback path.                     | 5 ns Max or one clock cycle                              |       |      |       |      |       |

Table 85: MMCM Specification (Cont'd)

| Symbol                       | Description                 | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |     |       |     | Units |
|------------------------------|-----------------------------|----------------------------------------------------------|-------|-----|-------|-----|-------|
|                              |                             | 0.90V                                                    | 0.85V |     | 0.72V |     |       |
|                              |                             | -3                                                       | -2    | -1  | -2    | -1  |       |
| MMCM_F <sub>DPRCLK_MAX</sub> | Maximum DRP clock frequency | 250                                                      | 250   | 250 | 250   | 250 | MHz   |

**Notes:**

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

# GTH Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoCs that include the GTH transceivers.

## GTH Transceiver DC Input and Output Levels

[Table 94](#) summarizes the DC specifications of the GTH transceivers in Zynq UltraScale+ MPSoC. Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further details.

**Table 94: GTH Transceiver DC Specifications**

| Symbol               | DC Parameter                                                               | Conditions                                                          | Min                                                                                        | Typ                      | Max                  | Units |
|----------------------|----------------------------------------------------------------------------|---------------------------------------------------------------------|--------------------------------------------------------------------------------------------|--------------------------|----------------------|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage (external AC coupled).             | > 10.3125 Gb/s                                                      | 150                                                                                        | –                        | 1250                 | mV    |
|                      |                                                                            | 6.6 Gb/s to 10.3125 Gb/s                                            | 150                                                                                        | –                        | 1250                 | mV    |
|                      |                                                                            | ≤ 6.6 Gb/s                                                          | 150                                                                                        | –                        | 2000                 | mV    |
| V <sub>IN</sub>      | Single-ended input voltage. Voltage measured at the pin referenced to GND. | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V                           | –400                                                                                       | –                        | V <sub>MGTAVTT</sub> | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage.                                                 | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V                           | –                                                                                          | 2/3 V <sub>MGTAVTT</sub> | –                    | mV    |
| D <sub>VPPOUT</sub>  | Differential peak-to-peak output voltage. <sup>(1)</sup>                   | Transmitter output swing is set to 11111                            | 800                                                                                        | –                        | –                    | mV    |
| V <sub>CMOUTDC</sub> | Common mode output voltage: DC coupled (equation based).                   | When remote RX is terminated to GND                                 | $V_{MGTAVTT}/2 - D_{VPPOUT}/4$                                                             |                          |                      | mV    |
|                      |                                                                            | When remote RX termination is floating                              | $V_{MGTAVTT} - D_{VPPOUT}/2$                                                               |                          |                      | mV    |
|                      |                                                                            | When remote RX is terminated to V <sub>RX_TERM</sub> <sup>(2)</sup> | $V_{MGTAVTT} - \frac{D_{VPPOUT}}{4} - \left( \frac{V_{MGTAVTT} - V_{RX\_TERM}}{2} \right)$ |                          |                      | mV    |
| V <sub>CMOUTAC</sub> | Common mode output voltage: AC coupled (equation based).                   |                                                                     | $V_{MGTAVTT} - D_{VPPOUT}/2$                                                               |                          |                      | mV    |
| R <sub>IN</sub>      | Differential input resistance.                                             |                                                                     | –                                                                                          | 100                      | –                    | Ω     |
| R <sub>OUT</sub>     | Differential output resistance.                                            |                                                                     | –                                                                                          | 100                      | –                    | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew (all packages).      |                                                                     | –                                                                                          | –                        | 10                   | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor. <sup>(3)</sup>                 |                                                                     | –                                                                                          | 100                      | –                    | nF    |

### Notes:

- The output swing and pre-emphasis levels are programmable using the attributes discussed in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)), and can result in values lower than reported in this table.
- V<sub>RX\_TERM</sub> is the remote RX termination voltage.
- Other values can be used as appropriate to conform to specific protocols and standards.

Table 105: GTH Transceiver Protocol List

| Protocol                      | Specification                                    | Serial Rate (Gb/s) | Electrical Compliance |
|-------------------------------|--------------------------------------------------|--------------------|-----------------------|
| CAUI-10                       | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| nPPI                          | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| 10GBASE-KR <sup>(1)</sup>     | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| 40GBASE-KR                    | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| SFP+                          | SFF-8431 (SR and LR)                             | 9.95328–11.10      | Compliant             |
| XFP                           | INF-8077i, revision 4.5                          | 10.3125            | Compliant             |
| RXAUI                         | CEI-6G-SR                                        | 6.25               | Compliant             |
| XAUI                          | IEEE 802.3-2012                                  | 3.125              | Compliant             |
| 1000BASE-X                    | IEEE 802.3-2012                                  | 1.25               | Compliant             |
| 5.0G Ethernet                 | IEEE 802.3bx (PAR)                               | 5                  | Compliant             |
| 2.5G Ethernet                 | IEEE 802.3bx (PAR)                               | 2.5                | Compliant             |
| HiGig, HiGig+, HiGig2         | IEEE 802.3-2012                                  | 3.74, 6.6          | Compliant             |
| OTU2                          | ITU G.8251                                       | 10.709225          | Compliant             |
| OTU4 (OTL4.10)                | OIF-CEI-11G-SR                                   | 11.180997          | Compliant             |
| OC-3/12/48/192                | GR-253-CORE                                      | 0.1555–9.956       | Compliant             |
| TFI-5                         | OIF-TFI5-0.1.0                                   | 2.488              | Compliant             |
| Interlaken                    | OIF-CEI-6G, OIF-CEI-11G-SR                       | 4.25–12.5          | Compliant             |
| PCIe Gen1, 2, 3               | PCI Express base 3.0                             | 2.5, 5.0, and 8.0  | Compliant             |
| SDI <sup>(2)</sup>            | SMPTE 424M-2006                                  | 0.27–2.97          | Compliant             |
| UHD-SDI <sup>(2)</sup>        | SMPTE ST-2081 6G, SMPTE ST-2082 12G              | 6 and 12           | Compliant             |
| Hybrid memory cube (HMC)      | HMC-15G-SR                                       | 10, 12.5, and 15.0 | Compliant             |
| MoSys Bandwidth Engine        | CEI-11-SR and CEI-11-SR (overclocked)            | 10.3125, 15.5      | Compliant             |
| CPRI                          | CPRI_v_6_1_2014-07-01                            | 0.6144–12.165      | Compliant             |
| HDMI <sup>(2)</sup>           | HDMI 2.0                                         | All                | Compliant             |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125      | Compliant             |
| JESD204a/b                    | OIF-CEI-6G, OIF-CEI-11G                          | 3.125–12.5         | Compliant             |
| Serial RapidIO                | RapidIO specification 3.1                        | 1.25–10.3125       | Compliant             |
| DisplayPort <sup>(2)</sup>    | DP 1.2B CTS                                      | 1.62–5.4           | Compliant             |
| Fibre channel                 | FC-PH-4                                          | 1.0625–14.025      | Compliant             |
| SATA Gen1, 2, 3               | Serial ATA revision 3.0 specification            | 1.5, 3.0, and 6.0  | Compliant             |
| SAS Gen1, 2, 3                | T10/BSR INCITS 519                               | 3.0, 6.0, and 12.0 | Compliant             |
| SFI-5                         | OIF-SFI5-01.0                                    | 0.625–12.5         | Compliant             |
| Aurora                        | CEI-6G, CEI-11G-LR                               | up to 11.180997    | Compliant             |

**Notes:**

1. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
2. This protocol requires external circuitry to achieve compliance.

Table 114: GTY Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

| Symbol             | Description                                      | Data Width Conditions<br>(Bit) |                       | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |                      |                      |                   |                   | Units |
|--------------------|--------------------------------------------------|--------------------------------|-----------------------|----------------------------------------------------------|----------------------|----------------------|-------------------|-------------------|-------|
|                    |                                                  |                                |                       | 0.90V                                                    | 0.85V                |                      | 0.72V             |                   |       |
|                    |                                                  | Internal<br>Logic              | Interconnect<br>Logic | -3 <sup>(2)</sup>                                        | -2 <sup>(2)(3)</sup> | -1 <sup>(4)(5)</sup> | -2 <sup>(3)</sup> | -1 <sup>(5)</sup> |       |
| F <sub>TXIN2</sub> | TXUSRCLK2 <sup>(6)</sup><br>maximum<br>frequency | 16                             | 16                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 16                             | 32                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 32                             | 32                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 32                             | 64                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 64                             | 64                    | 511.719                                                  | 440.781              | 402.832              | 402.832           | 195.313           | MHz   |
|                    |                                                  | 64                             | 128                   | 255.859                                                  | 220.391              | 201.416              | 201.416           | 97.656            | MHz   |
|                    |                                                  | 20                             | 20                    | 409.375                                                  | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                    |                                                  | 20                             | 40                    | 204.688                                                  | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                    |                                                  | 40                             | 40                    | 409.375                                                  | 409.375              | 312.500              | 350.000           | 257.813           | MHz   |
|                    |                                                  | 40                             | 80                    | 204.688                                                  | 204.688              | 156.250              | 175.000           | 128.906           | MHz   |
|                    |                                                  | 80                             | 80                    | 409.375                                                  | 352.625              | 322.266              | 352.625           | 156.250           | MHz   |
|                    |                                                  | 80                             | 160                   | 204.688                                                  | 176.313              | 161.133              | 176.313           | 78.125            | MHz   |
| F <sub>RXIN2</sub> | RXUSRCLK2 <sup>(6)</sup><br>maximum<br>frequency | 16                             | 16                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 16                             | 32                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 32                             | 32                    | 511.719                                                  | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |                                                  | 32                             | 64                    | 255.859                                                  | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |                                                  | 64                             | 64                    | 511.719                                                  | 440.781              | 402.832              | 402.832           | 195.313           | MHz   |
|                    |                                                  | 64                             | 128                   | 255.859                                                  | 220.391              | 201.416              | 201.416           | 97.656            | MHz   |
|                    |                                                  | 20                             | 20                    | 409.375                                                  | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                    |                                                  | 20                             | 40                    | 204.688                                                  | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                    |                                                  | 40                             | 40                    | 409.375                                                  | 409.375              | 312.500              | 350.000           | 257.813           | MHz   |
|                    |                                                  | 40                             | 80                    | 204.688                                                  | 204.688              | 156.250              | 175.000           | 128.906           | MHz   |
|                    |                                                  | 80                             | 80                    | 409.375                                                  | 352.625              | 322.266              | 352.625           | 156.250           | MHz   |
|                    |                                                  | 80                             | 160                   | 204.688                                                  | 176.313              | 161.133              | 176.313           | 78.125            | MHz   |

**Notes:**

- Clocking must be implemented as described in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
- For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
- For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when V<sub>CCINT</sub> = 0.85V or 6.25 Gb/s when V<sub>CCINT</sub> = 0.72V.
- For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
- For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when V<sub>CCINT</sub> = 0.85V or 5.15625 Gb/s when V<sub>CCINT</sub> = 0.72V.
- When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).

Table 115: GTY Transceiver Transmitter Switching Characteristics

| Symbol                     | Description                            | Condition    | Min   | Typ | Max                 | Units |
|----------------------------|----------------------------------------|--------------|-------|-----|---------------------|-------|
| F <sub>GTYTX</sub>         | Serial data rate range                 |              | 0.500 | –   | F <sub>GTYMAX</sub> | Gb/s  |
| T <sub>RTX</sub>           | TX rise time                           | 20%–80%      | –     | 21  | –                   | ps    |
| T <sub>FTX</sub>           | TX fall time                           | 80%–20%      | –     | 21  | –                   | ps    |
| T <sub>LLSKEW</sub>        | TX lane-to-lane skew <sup>(1)</sup>    |              | –     | –   | 500.00              | ps    |
| T <sub>J32.75</sub>        | Total jitter <sup>(2)(4)</sup>         | 32.75 Gb/s   | –     | –   | 0.35                | UI    |
| D <sub>J32.75</sub>        | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.19                | UI    |
| T <sub>J28.21</sub>        | Total jitter <sup>(2)(4)</sup>         | 28.21 Gb/s   | –     | –   | 0.28                | UI    |
| D <sub>J28.21</sub>        | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J16.375</sub>       | Total jitter <sup>(2)(4)</sup>         | 16.375 Gb/s  | –     | –   | 0.28                | UI    |
| D <sub>J16.375</sub>       | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J15.0</sub>         | Total jitter <sup>(2)(4)</sup>         | 15.0 Gb/s    | –     | –   | 0.28                | UI    |
| D <sub>J15.0</sub>         | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J14.1</sub>         | Total jitter <sup>(2)(4)</sup>         | 14.1 Gb/s    | –     | –   | 0.28                | UI    |
| D <sub>J14.1</sub>         | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J14.1</sub>         | Total jitter <sup>(2)(4)</sup>         | 14.025 Gb/s  | –     | –   | 0.28                | UI    |
| D <sub>J14.1</sub>         | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J13.1</sub>         | Total jitter <sup>(2)(4)</sup>         | 13.1 Gb/s    | –     | –   | 0.28                | UI    |
| D <sub>J13.1</sub>         | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J12.5_QPLL</sub>    | Total jitter <sup>(2)(4)</sup>         | 12.5 Gb/s    | –     | –   | 0.28                | UI    |
| D <sub>J12.5_QPLL</sub>    | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J12.5_CPLL</sub>    | Total jitter <sup>(3)(4)</sup>         | 12.5 Gb/s    | –     | –   | 0.33                | UI    |
| D <sub>J12.5_CPLL</sub>    | Deterministic jitter <sup>(3)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J11.3_QPLL</sub>    | Total jitter <sup>(2)(4)</sup>         | 11.3 Gb/s    | –     | –   | 0.28                | UI    |
| D <sub>J11.3_QPLL</sub>    | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J10.3125_QPLL</sub> | Total jitter <sup>(2)(4)</sup>         | 10.3125 Gb/s | –     | –   | 0.28                | UI    |
| D <sub>J10.3125_QPLL</sub> | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J10.3125_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 10.3125 Gb/s | –     | –   | 0.33                | UI    |
| D <sub>J10.3125_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J9.953_QPLL</sub>   | Total jitter <sup>(2)(4)</sup>         | 9.953 Gb/s   | –     | –   | 0.28                | UI    |
| D <sub>J9.953_QPLL</sub>   | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J9.953_CPLL</sub>   | Total jitter <sup>(3)(4)</sup>         | 9.953 Gb/s   | –     | –   | 0.33                | UI    |
| D <sub>J9.953_CPLL</sub>   | Deterministic jitter <sup>(3)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J8.0</sub>          | Total jitter <sup>(3)(4)</sup>         | 8.0 Gb/s     | –     | –   | 0.32                | UI    |
| D <sub>J8.0</sub>          | Deterministic jitter <sup>(3)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J6.6</sub>          | Total jitter <sup>(3)(4)</sup>         | 6.6 Gb/s     | –     | –   | 0.30                | UI    |
| D <sub>J6.6</sub>          | Deterministic jitter <sup>(3)(4)</sup> |              | –     | –   | 0.15                | UI    |
| T <sub>J5.0</sub>          | Total jitter <sup>(3)(4)</sup>         | 5.0 Gb/s     | –     | –   | 0.30                | UI    |
| D <sub>J5.0</sub>          | Deterministic jitter <sup>(3)(4)</sup> |              | –     | –   | 0.15                | UI    |
| T <sub>J4.25</sub>         | Total jitter <sup>(3)(4)</sup>         | 4.25 Gb/s    | –     | –   | 0.30                | UI    |
| D <sub>J4.25</sub>         | Deterministic jitter <sup>(3)(4)</sup> |              | –     | –   | 0.15                | UI    |

Table 117: GTY Transceiver Protocol List (Cont'd)

| Protocol        | Specification                         | Serial Rate (Gb/s) | Electrical Compliance    |
|-----------------|---------------------------------------|--------------------|--------------------------|
| Serial RapidIO  | RapidIO specification 3.1             | 1.25–10.3125       | Compliant                |
| DisplayPort     | DP 1.2B CTS                           | 1.62–5.4           | Compliant <sup>(3)</sup> |
| Fibre channel   | FC-P1-4                               | 1.0625–14.025      | Compliant                |
| SATA Gen1, 2, 3 | Serial ATA revision 3.0 specification | 1.5, 3.0, and 6.0  | Compliant                |
| SAS Gen1, 2, 3  | T10/BSR INCITS 519                    | 3.0, 6.0, and 12.0 | Compliant                |
| SFI-5           | OIF-SFI5-01.0                         | 0.625 - 12.5       | Compliant                |
| Aurora          | CEI-6G, CEI-11G-LR                    | All rates          | Compliant                |

**Notes:**

1. 25 dB loss at Nyquist without FEC.
2. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
3. This protocol requires external circuitry to achieve compliance.

# Configuration Switching Characteristics

Table 127: Configuration Switching Characteristics

| Symbol                             | Description                                                                                                       | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |       |       |       | Units    |
|------------------------------------|-------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|-------|-------|-------|-------|----------|
|                                    |                                                                                                                   | 0.90V                                                    | 0.85V |       | 0.72V |       |          |
|                                    |                                                                                                                   | -3                                                       | -2    | -1    | -2    | -1    |          |
| PL Power-up Timing Characteristics |                                                                                                                   |                                                          |       |       |       |       |          |
| T <sub>PL</sub>                    | PS_PROG_B PL latency.                                                                                             | 7.5                                                      | 7.5   | 7.5   | 7.5   | 7.5   | ms, Max  |
| T <sub>POR</sub>                   | Power-on reset from PL power-on to PL ready to configure (40 ms maximum ramp rate).                               | 65                                                       | 65    | 65    | 65    | 65    | ms, Max  |
|                                    |                                                                                                                   | 0                                                        | 0     | 0     | 0     | 0     | ms, Min  |
|                                    | Power-on reset from PL power-on to PL ready to configure with POR override (2 ms maximum ramp rate).              | 15                                                       | 15    | 15    | 15    | 15    | ms, Max  |
|                                    |                                                                                                                   | 5                                                        | 5     | 5     | 5     | 5     | ms, Min  |
| T <sub>PS_PROG_B</sub>             | PL program pulse width.                                                                                           | 250                                                      | 250   | 250   | 250   | 250   | ns, Min  |
| Internal Configuration Access Port |                                                                                                                   |                                                          |       |       |       |       |          |
| F <sub>ICAPCK</sub>                | Internal configuration access port (ICAPE3).                                                                      | 200                                                      | 200   | 200   | 150   | 150   | MHz, Max |
| DNA Port Switching                 |                                                                                                                   |                                                          |       |       |       |       |          |
| F <sub>DNACK</sub>                 | DNA port frequency (DNA_PORT).                                                                                    | 200                                                      | 200   | 200   | 175   | 175   | MHz, Max |
| STARTUPE3 Ports                    |                                                                                                                   |                                                          |       |       |       |       |          |
| F <sub>CFGMCLK</sub>               | STARTUPE3 CFGMCLK output frequency.                                                                               | 50.00                                                    | 50.00 | 50.00 | 50.00 | 50.00 | MHz, Typ |
| F <sub>CFGMCLKTOL</sub>            | STARTUPE3 CFGMCLK output frequency tolerance.                                                                     | ±15                                                      | ±15   | ±15   | ±15   | ±15   | %, Max   |
| T <sub>DCI_MATCH</sub>             | Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted. | 4                                                        | 4     | 4     | 4     | 4     | ms, Max  |