



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |                                                                                                                                               |
|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                        |
| Architecture            | MCU, FPGA                                                                                                                                     |
| Core Processor          | Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™, ARM Mali™-400 MP2                                         |
| Flash Size              | -                                                                                                                                             |
| RAM Size                | 256KB                                                                                                                                         |
| Peripherals             | DMA, WDT                                                                                                                                      |
| Connectivity            | CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG                                                                         |
| Speed                   | 533MHz, 600MHz, 1.3GHz                                                                                                                        |
| Primary Attributes      | Zynq®UltraScale+™ FPGA, 926K+ Logic Cells                                                                                                     |
| Operating Temperature   | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case          | 1760-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package | 1760-FCBGA (42.5x42.5)                                                                                                                        |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/xilinx/xczu17eg-2ffvd1760i">https://www.e-xfl.com/product-detail/xilinx/xczu17eg-2ffvd1760i</a> |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol                                   | Description                                                                                                   | Min    | Typ   | Max                      | Units |
|------------------------------------------|---------------------------------------------------------------------------------------------------------------|--------|-------|--------------------------|-------|
| V <sub>CCO</sub> <sup>(8)</sup>          | Supply voltage for HD I/O banks.                                                                              | 1.140  | –     | 3.400                    | V     |
|                                          | Supply voltage for HP I/O banks.                                                                              | 0.950  | –     | 1.900                    | V     |
| V <sub>CCAUX_IO</sub> <sup>(9)</sup>     | Auxiliary I/O supply voltage.                                                                                 | 1.746  | 1.800 | 1.854                    | V     |
| V <sub>IN</sub> <sup>(10)</sup>          | I/O input voltage.                                                                                            | –0.200 | –     | V <sub>CCO</sub> + 0.200 | V     |
| I <sub>IN</sub> <sup>(11)</sup>          | Maximum current through any PL or PS pin in a powered or unpowered bank when forward biasing the clamp diode. | –      | –     | 10                       | mA    |
| <b>GTH or GTY Transceiver</b>            |                                                                                                               |        |       |                          |       |
| V <sub>MGTAVCC</sub> <sup>(12)</sup>     | Analog supply voltage for the GTH or GTY transceiver.                                                         | 0.873  | 0.900 | 0.927                    | V     |
| V <sub>MGTAVTT</sub> <sup>(12)</sup>     | Analog supply voltage for the GTH or GTY transmitter and receiver termination circuits.                       | 1.164  | 1.200 | 1.236                    | V     |
| V <sub>MGTVCCAUX</sub> <sup>(12)</sup>   | Auxiliary analog QPLL voltage supply for the transceivers.                                                    | 1.746  | 1.800 | 1.854                    | V     |
| V <sub>MGTAVTTRCAL</sub> <sup>(12)</sup> | Analog supply voltage for the resistor calibration circuit of the GTH or GTY transceiver column.              | 1.164  | 1.200 | 1.236                    | V     |
| <b>VCU</b>                               |                                                                                                               |        |       |                          |       |
| V <sub>CCINT_VCU</sub>                   | Internal supply voltage for the VCU.                                                                          | 0.825  | 0.850 | 0.876                    | V     |
|                                          | For -1LI and -2LE (V <sub>CCINT</sub> = 0.72V) devices: Internal supply voltage for the VCU.                  | 0.825  | 0.850 | 0.876                    | V     |
|                                          | For -3E devices: Internal supply voltage for the VCU.                                                         | 0.873  | 0.900 | 0.927                    | V     |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol                         | Description                                                                                | Min   | Typ   | Max   | Units |
|--------------------------------|--------------------------------------------------------------------------------------------|-------|-------|-------|-------|
| <b>PL System Monitor</b>       |                                                                                            |       |       |       |       |
| V <sub>CCADC</sub>             | PL System Monitor supply relative to GNDADC.                                               | 1.746 | 1.800 | 1.854 | V     |
| V <sub>REFP</sub>              | PL System Monitor externally supplied reference voltage relative to GNDADC.                | 1.200 | 1.250 | 1.300 | V     |
| <b>Temperature</b>             |                                                                                            |       |       |       |       |
| T <sub>j</sub> <sup>(13)</sup> | Junction temperature operating range for extended (E) temperature devices. <sup>(14)</sup> | 0     | –     | 100   | °C    |
|                                | Junction temperature operating range for industrial (I) temperature devices.               | –40   | –     | 100   | °C    |
|                                | Junction temperature operating range for eFUSE programming.                                | –40   | –     | 125   | °C    |

**Notes:**

- All voltages are relative to GND.
- For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
- V<sub>CC\_PSINTFP\_DDR</sub> must be tied to V<sub>CC\_PSINTFP</sub>.
- Includes V<sub>CCO\_PSDDR</sub> of 1.2V, 1.35V, 1.5V at ±5% and 1.1V +0.07V/–0.04V depending upon the tolerances required by specific memory standards.
- Applies to all PS I/O supply banks. Includes V<sub>CCO\_PSIO</sub> of 1.8V, 2.5V, and 3.3V at ±5%.
- If the battery-backed RAM or RTC is not used, connect V<sub>CC\_PSBATT</sub> to GND or V<sub>CC\_PSAUX</sub>. The V<sub>CC\_PSAUX</sub> maximum of 1.89V is acceptable on an unused V<sub>CC\_PSBATT</sub>.
- V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>.
- Includes V<sub>CCO</sub> of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/–5%.
- V<sub>CCAUX\_IO</sub> must be connected to V<sub>CCAUX</sub>.
- The lower absolute voltage specification always applies.
- A total of 200 mA per bank should not be exceeded.
- Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
- Xilinx recommends measuring the T<sub>j</sub> of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 69](#) and [Table 124](#)) must be accounted for in your design. For example, when using the PL system monitor with an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T<sub>j</sub> (100°C – 3°C = 97°C).
- Devices labeled with the speed/temperature grade of -2LE normally operate under Extended (E) temperature grade specifications with a maximum junction temperature of 100°C. However, E temperature grade devices can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do at 100°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T<sub>j</sub> = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.

# Quiescent Supply Current

Table 9: Typical Quiescent Supply Current<sup>(1)(2)(3)(4)</sup>

| Symbol                 | Description                                     | Device      | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|------------------------|-------------------------------------------------|-------------|----------------------------------------------------------|-------|------|-------|------|-------|
|                        |                                                 |             | 0.90V                                                    | 0.85V |      | 0.72V |      |       |
|                        |                                                 |             | -3                                                       | -2    | -1   | -2    | -1   |       |
| I <sub>CCINTQ</sub>    | Quiescent V <sub>CCINT</sub> supply current.    | XCZU2       | N/A                                                      | 393   | 393  | 344   | 344  | mA    |
|                        |                                                 | XCZU3       | N/A                                                      | 393   | 393  | 344   | 344  | mA    |
|                        |                                                 | XCZU4       | 719                                                      | 684   | 684  | 601   | 601  | mA    |
|                        |                                                 | XCZU5       | 719                                                      | 684   | 684  | 601   | 601  | mA    |
|                        |                                                 | XCZU6       | 1629                                                     | 1549  | 1549 | 1358  | 1358 | mA    |
|                        |                                                 | XCZU7       | 1263                                                     | 1201  | 1201 | 1055  | 1055 | mA    |
|                        |                                                 | XCZU9       | 1629                                                     | 1549  | 1549 | 1358  | 1358 | mA    |
|                        |                                                 | XCZU11      | 1786                                                     | 1699  | 1699 | 1491  | 1491 | mA    |
|                        |                                                 | XCZU15      | 1987                                                     | 1890  | 1890 | 1660  | 1660 | mA    |
|                        |                                                 | XCZU17      | 2728                                                     | 2594  | 2594 | 2275  | 2275 | mA    |
|                        |                                                 | XCZU19      | 2728                                                     | 2594  | 2594 | 2275  | 2275 | mA    |
| I <sub>CCINT_IOQ</sub> | Quiescent V <sub>CCINT_IO</sub> supply current. | XCZU2       | N/A                                                      | 44    | 44   | 44    | 44   | mA    |
|                        |                                                 | XCZU3       | N/A                                                      | 44    | 44   | 44    | 44   | mA    |
|                        |                                                 | XCZU4       | 61                                                       | 59    | 59   | 59    | 59   | mA    |
|                        |                                                 | XCZU5       | 61                                                       | 59    | 59   | 59    | 59   | mA    |
|                        |                                                 | XCZU6       | 61                                                       | 59    | 59   | 59    | 59   | mA    |
|                        |                                                 | XCZU7       | 120                                                      | 115   | 115  | 115   | 115  | mA    |
|                        |                                                 | XCZU9       | 61                                                       | 59    | 59   | 59    | 59   | mA    |
|                        |                                                 | XCZU11      | 120                                                      | 115   | 115  | 115   | 115  | mA    |
|                        |                                                 | XCZU15      | 61                                                       | 59    | 59   | 59    | 59   | mA    |
|                        |                                                 | XCZU17      | 164                                                      | 158   | 158  | 158   | 158  | mA    |
|                        |                                                 | XCZU19      | 164                                                      | 158   | 158  | 158   | 158  | mA    |
| I <sub>CCOQ</sub>      | Quiescent V <sub>CCO</sub> supply current.      | All devices | 1                                                        | 1     | 1    | 1     | 1    | mA    |
| I <sub>CCAUXQ</sub>    | Quiescent V <sub>CCAUX</sub> supply current.    | XCZU2       | N/A                                                      | 55    | 55   | 55    | 55   | mA    |
|                        |                                                 | XCZU3       | N/A                                                      | 55    | 55   | 55    | 55   | mA    |
|                        |                                                 | XCZU4       | 90                                                       | 90    | 90   | 90    | 90   | mA    |
|                        |                                                 | XCZU5       | 90                                                       | 90    | 90   | 90    | 90   | mA    |
|                        |                                                 | XCZU6       | 227                                                      | 227   | 227  | 227   | 227  | mA    |
|                        |                                                 | XCZU7       | 174                                                      | 174   | 174  | 174   | 174  | mA    |
|                        |                                                 | XCZU9       | 227                                                      | 227   | 227  | 227   | 227  | mA    |
|                        |                                                 | XCZU11      | 255                                                      | 255   | 255  | 255   | 255  | mA    |
|                        |                                                 | XCZU15      | 266                                                      | 266   | 266  | 266   | 266  | mA    |
|                        |                                                 | XCZU17      | 396                                                      | 396   | 396  | 396   | 396  | mA    |
|                        |                                                 | XCZU19      | 396                                                      | 396   | 396  | 396   | 396  | mA    |

Table 42: Linear Quad-SPI Interface<sup>(1)</sup>

| Symbol                                                                                                   | Description                                              | Load Conditions <sup>(2)</sup> | Min | Max | Units |
|----------------------------------------------------------------------------------------------------------|----------------------------------------------------------|--------------------------------|-----|-----|-------|
| <b>Quad-SPI device clock frequency operating at 100 MHz. Loopback enabled. LVCMOS 1.8V I/O standard.</b> |                                                          |                                |     |     |       |
| T <sub>DCQSPICLK5</sub>                                                                                  | Quad-SPI clock duty cycle.                               | 15 pF                          | 45  | 55  | %     |
|                                                                                                          |                                                          | 30 pF                          | 45  | 55  | %     |
| T <sub>QSPISSCLK5</sub>                                                                                  | Slave select asserted to next clock edge. <sup>(3)</sup> | 15 pF                          | 5.0 | –   | ns    |
|                                                                                                          |                                                          | 30 pF                          | 5.0 | –   | ns    |
| T <sub>QSPISCLKSS5</sub>                                                                                 | Clock edge to slave select deasserted.                   | 15 pF                          | 5.0 | –   | ns    |
|                                                                                                          |                                                          | 30 pF                          | 5.0 | –   | ns    |
| T <sub>QSPICKO5</sub>                                                                                    | Clock to output delay, all outputs.                      | 15 pF                          | 3.2 | 7.4 | ns    |
|                                                                                                          |                                                          | 30 pF                          | 3.2 | 7.4 | ns    |
| T <sub>QSPIDCK5</sub>                                                                                    | Setup time, all inputs.                                  | 15 pF                          | 2.4 | –   | ns    |
|                                                                                                          |                                                          | 30 pF                          | 2.4 | –   | ns    |
| T <sub>QSPICKD5</sub>                                                                                    | Hold time, all inputs.                                   | 15 pF                          | 0.0 | –   | ns    |
|                                                                                                          |                                                          | 30 pF                          | 0.0 | –   | ns    |
| F <sub>QSPIREFCLK5</sub>                                                                                 | Quad-SPI reference clock frequency.                      | 15 pF                          | –   | 200 | MHz   |
|                                                                                                          |                                                          | 30 pF                          | –   | 200 | MHz   |
| F <sub>QSPICLK5</sub>                                                                                    | Quad-SPI device clock frequency.                         | 15 pF                          | –   | 100 | MHz   |
|                                                                                                          |                                                          | 30 pF                          | –   | 100 | MHz   |

**Notes:**

1. The test conditions are configured for the linear Quad-SPI interface at 100 MHz with a 12 mA drive strength and fast slew rate.
2. 30 pF loads are for stacked modes.
3. T<sub>QSPISSCLK5</sub> is only valid when two reference clock cycles are programmed between chip select and clock.

## PS USB Interface

Table 43: ULPI Interface<sup>(1)</sup>

| Symbol               | Description                              | Min | Max  | Units |
|----------------------|------------------------------------------|-----|------|-------|
| T <sub>ULPIDCK</sub> | Input setup to ULPI clock, all inputs.   | 4.5 | –    | ns    |
| T <sub>ULPICKD</sub> | Input hold to ULPI clock, all inputs.    | 0   | –    | ns    |
| T <sub>ULPICKO</sub> | ULPI clock to output valid, all outputs. | 2.0 | 8.86 | ns    |
| F <sub>ULPICLK</sub> | ULPI reference clock frequency.          | –   | 60   | MHz   |

**Notes:**

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 45: SD/SDIO Interface<sup>(1)</sup> (Cont'd)

| Symbol                                   | Description                                        | Min  | Max  | Units |
|------------------------------------------|----------------------------------------------------|------|------|-------|
| F <sub>SDSDRCLK2</sub>                   | SDR50 mode device clock frequency.                 | –    | 100  | MHz   |
|                                          | SDR25 mode device clock frequency.                 | –    | 50   | MHz   |
| <b>SD/SDIO Interface SDR12</b>           |                                                    |      |      |       |
| T <sub>DCSDHCLK3</sub>                   | SD device clock duty cycle.                        | 40   | 60   | %     |
| T <sub>SDSDRCKO3</sub>                   | Clock to output delay, all outputs.                | 1.0  | 36.8 | ns    |
| T <sub>SDSDRDCK3</sub>                   | Input setup time, all inputs.                      | 24.0 | –    | ns    |
| T <sub>SDSDRCKD3</sub>                   | Input hold time, all inputs.                       | 1.5  | –    | ns    |
| F <sub>SDSDRCLK3</sub>                   | SDR12 mode device clock frequency.                 | –    | 25   | MHz   |
| <b>SD/SDIO Interface High-Speed Mode</b> |                                                    |      |      |       |
| T <sub>DCSDHCLK</sub>                    | SD device clock duty cycle.                        | 47   | 53   | %     |
| T <sub>SDHSCKO</sub>                     | Clock to output delay, all outputs. <sup>(2)</sup> | 2.2  | 13.8 | ns    |
| T <sub>SDHSDIVW</sub>                    | Input valid data window. <sup>(3)</sup>            | 0.35 | –    | UI    |
| F <sub>SDHSCLK</sub>                     | High-speed mode SD device clock frequency.         | –    | 50   | MHz   |
| <b>SD/SDIO Interface Standard Mode</b>   |                                                    |      |      |       |
| T <sub>DCSDCLK</sub>                     | SD device clock duty cycle.                        | 45   | 55   | %     |
| T <sub>SDSCKO</sub>                      | Clock to output delay, all outputs.                | –2.0 | 4.5  | ns    |
| T <sub>SDSDCK</sub>                      | Input setup time, all inputs.                      | 2.0  | –    | ns    |
| T <sub>SDSCKD</sub>                      | Input hold time, all inputs.                       | 2.0  | –    | ns    |
| F <sub>SDIDCLK</sub>                     | Clock frequency in identification mode.            | –    | 400  | KHz   |
| F <sub>SDSCLK</sub>                      | Standard SD device clock frequency.                | –    | 19   | MHz   |

**Notes:**

1. The test conditions SD/SDIO standard mode (default speed mode) use an 8 mA drive strength, fast slew rate, and a 30 pF load. For SD/SDIO high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other SD/SDIO modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

## PS eMMC Standard Interface

Table 46: eMMC Standard Interface<sup>(1)</sup>

| Symbol                               | Description                                        | Min  | Max  | Units |
|--------------------------------------|----------------------------------------------------|------|------|-------|
| <b>eMMC Standard Interface</b>       |                                                    |      |      |       |
| T <sub>DCEMMCHSCLK</sub>             | eMMC clock duty cycle.                             | 45   | 55   | %     |
| T <sub>EMMCHSCKO</sub>               | Clock to output delay, all outputs.                | –2.0 | 4.5  | ns    |
| T <sub>EMMCHSDCK</sub>               | Input setup time, all inputs.                      | 2.0  | –    | ns    |
| T <sub>EMMCHSCKD</sub>               | Input hold time, all inputs.                       | 2.0  | –    | ns    |
| F <sub>EMMCHSCLK</sub>               | eMMC clock frequency.                              | –    | 25   | MHz   |
| <b>eMMC High-Speed SDR Interface</b> |                                                    |      |      |       |
| T <sub>DCEMMCHSCLK</sub>             | eMMC high-speed SDR clock duty cycle.              | 45   | 55   | %     |
| T <sub>EMMCHSCKO</sub>               | Clock to output delay, all outputs. <sup>(2)</sup> | 3.2  | 16.8 | ns    |
| T <sub>EMMCHSDIVW</sub>              | Input valid data window. <sup>(3)</sup>            | 0.4  | –    | UI    |
| F <sub>EMMCHSCLK</sub>               | eMMC high speed SDR clock frequency.               | –    | 50   | MHz   |
| <b>eMMC High-Speed DDR Interface</b> |                                                    |      |      |       |
| T <sub>DCEMMCDDRCLK</sub>            | eMMC high-speed DDR clock duty cycle.              | 45   | 55   | %     |
| T <sub>EMMCDDRCKO1</sub>             | Data clock to output delay. <sup>(2)</sup>         | 2.7  | 7.3  | ns    |
| T <sub>EMMCSDR1VW</sub>              | Input valid data window. <sup>(3)</sup>            | 3.5  | –    | ns    |
| T <sub>EMMCDDRCKO2</sub>             | Command clock to output delay.                     | 3.2  | 16   | ns    |
| T <sub>EMMCDDRCK2</sub>              | Command input setup time.                          | 3.9  | –    | ns    |
| T <sub>EMMCDDRCKD2</sub>             | Command input hold time.                           | 2.5  | –    | ns    |
| F <sub>EMMCDDRCLK</sub>              | eMMC high-speed DDR clock frequency.               | –    | 50   | MHz   |
| <b>eMMC HS200 Interface</b>          |                                                    |      |      |       |
| T <sub>DCEMMCHS200CLK</sub>          | eMMC HS200 clock duty cycle.                       | 40   | 60   | %     |
| T <sub>EMMCHS200CKO</sub>            | Clock to output delay, all outputs. <sup>(2)</sup> | 1.0  | 3.4  | ns    |
| T <sub>EMMCSDR1VW</sub>              | Input valid data window. <sup>(3)</sup>            | 0.4  | –    | UI    |
| F <sub>EMMCHS200CLK</sub>            | eMMC HS200 clock frequency.                        | –    | 200  | MHz   |

### Notes:

1. The test conditions for eMMC standard mode use an 8 mA drive strength, fast slew rate, and a 30 pF load. For eMMC high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other eMMC modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

# Programmable Logic (PL) Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Zynq UltraScale+ MPSoC. These values are subject to the same guidelines as the [AC Switching Characteristics, page 22](#). In each table, the I/O bank type is either high performance (HP) or high density (HD).

Table 70: LVDS Component Mode Performance

| Description                                   | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |      |       |      |     |      |       |      |     |      | Units |
|-----------------------------------------------|---------------|-------------------------------------------------------|------|-------|------|-----|------|-------|------|-----|------|-------|
|                                               |               | 0.90V                                                 |      | 0.85V |      |     |      | 0.72V |      |     |      |       |
|                                               |               | -3                                                    |      | -2    |      | -1  |      | -2    |      | -1  |      |       |
|                                               |               | Min                                                   | Max  | Min   | Max  | Min | Max  | Min   | Max  | Min | Max  |       |
| LVDS TX DDR (OSERDES 4:1, 8:1)                | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | 0   | 1250 | Mb/s  |
| LVDS TX SDR (OSERDES 2:1, 4:1)                | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | 0   | 625  | Mb/s  |
| LVDS RX DDR (ISERDES 1:4, 1:8) <sup>(1)</sup> | HP            | 0                                                     | 1250 | 0     | 1250 | 0   | 1250 | 0     | 1250 | 0   | 1250 | Mb/s  |
| LVDS RX DDR                                   | HD            | 0                                                     | 250  | 0     | 250  | 0   | 250  | 0     | 250  | 0   | 250  | Mb/s  |
| LVDS RX SDR (ISERDES 1:2, 1:4) <sup>(1)</sup> | HP            | 0                                                     | 625  | 0     | 625  | 0   | 625  | 0     | 625  | 0   | 625  | Mb/s  |
| LVDS RX SDR                                   | HD            | 0                                                     | 125  | 0     | 125  | 0   | 125  | 0     | 125  | 0   | 125  | Mb/s  |

## Notes:

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 71: LVDS Native Mode Performance<sup>(1)(2)</sup>

| Description                              | DATA_WIDTH | I/O Bank Type | Speed Grade and V <sub>CCINT</sub> Operating Voltages |      |                   |      |       |      |                   |      |       |      | Units |
|------------------------------------------|------------|---------------|-------------------------------------------------------|------|-------------------|------|-------|------|-------------------|------|-------|------|-------|
|                                          |            |               | 0.90V                                                 |      | 0.85V             |      |       |      | 0.72V             |      |       |      |       |
|                                          |            |               | -3 <sup>(3)</sup>                                     |      | -2 <sup>(3)</sup> |      | -1    |      | -2 <sup>(3)</sup> |      | -1    |      |       |
|                                          |            |               | Min                                                   | Max  | Min               | Max  | Min   | Max  | Min               | Max  | Min   | Max  |       |
| LVDS TX DDR (TX_BITSLICE)                | 4          | HP            | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1400 | 375   | 1260 | Mb/s  |
|                                          | 8          |               | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1600 | 375   | 1260 | Mb/s  |
| LVDS TX SDR (TX_BITSLICE)                | 4          | HP            | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 700  | 187.5 | 630  | Mb/s  |
|                                          | 8          |               | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 800  | 187.5 | 630  | Mb/s  |
| LVDS RX DDR (RX_BITSLICE) <sup>(4)</sup> | 4          | HP            | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1400 | 375   | 1260 | Mb/s  |
|                                          | 8          |               | 375                                                   | 1600 | 375               | 1600 | 375   | 1260 | 375               | 1600 | 375   | 1260 | Mb/s  |
| LVDS RX SDR (RX_BITSLICE) <sup>(4)</sup> | 4          | HP            | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 700  | 187.5 | 630  | Mb/s  |
|                                          | 8          |               | 187.5                                                 | 800  | 187.5             | 800  | 187.5 | 630  | 187.5             | 800  | 187.5 | 630  | Mb/s  |

## Notes:

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY\_MODE = VCO\_HALF the minimum frequency is PLL\_F<sub>VCOMIN</sub>/2.
3. In the SBVA484 package, the maximum data rate is 1260 Mb/s for DDR interfaces and 630 Mb/s for SDR interfaces.
4. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 74: Maximum Physical Interface (PHY) Rate for Memory Interfaces (Cont'd)

| Memory Standard | Package <sup>(1)</sup>       | DRAM Type                            | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|-----------------|------------------------------|--------------------------------------|-------------------------------------------------------|-------|------|-------|------|-------|
|                 |                              |                                      | 0.90V                                                 | 0.85V |      | 0.72V |      |       |
|                 |                              |                                      | -3                                                    | -2    | -1   | -2    | -1   |       |
| DDR3L           | All FFV packages and FBVB900 | Single rank component                | 1866                                                  | 1866  | 1866 | 1866  | 1600 | Mb/s  |
|                 |                              | 1 rank DIMM <sup>(2)(3)</sup>        | 1600                                                  | 1600  | 1600 | 1600  | 1333 | Mb/s  |
|                 |                              | 2 rank DIMM <sup>(2)(5)</sup>        | 1333                                                  | 1333  | 1333 | 1333  | 1066 | Mb/s  |
|                 |                              | 4 rank DIMM <sup>(2)(6)</sup>        | 800                                                   | 800   | 800  | 800   | 606  | Mb/s  |
|                 | SFVC784                      | Single rank component                | 1600                                                  | 1600  | 1600 | 1600  | 1600 | Mb/s  |
|                 |                              | 1 rank DIMM <sup>(2)(3)</sup>        | 1600                                                  | 1600  | 1600 | 1600  | 1333 | Mb/s  |
|                 |                              | 2 rank DIMM <sup>(2)(5)</sup>        | 1333                                                  | 1333  | 1333 | 1333  | 1066 | Mb/s  |
|                 |                              | 4 rank DIMM <sup>(2)(6)</sup>        | 800                                                   | 800   | 800  | 800   | 606  | Mb/s  |
| QDR II +        | All                          | Single rank component <sup>(7)</sup> | 633                                                   | 633   | 600  | 600   | 550  | MHz   |
| RLDRAM 3        | All FFV packages and FBVB900 | Single rank component                | 1200                                                  | 1200  | 1066 | 1066  | 933  | MHz   |
|                 | SFVC784                      | Single rank component                | 1066                                                  | 1066  | 933  | 933   | 800  | MHz   |
| QDR IV XP       | All                          | Single rank component                | 1066                                                  | 1066  | 1066 | 933   | 933  | MHz   |
| LPDDR3          | All                          | Single rank component                | 1600                                                  | 1600  | 1600 | 1600  | 1600 | Mb/s  |

**Notes:**

1. The SBVA484 and SFVA625 packages do not support the PL memory interfaces.
2. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.
3. Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.
4. For the DDR4 DDP components at -3 and -2 speed grades and V<sub>CCINT</sub> = 0.85V, the maximum data rate is 2133 Mb/s for six or more DDP devices. For five or less DDP devices, use the single rank DIMM data rates for the -3 and -2 speed grades at 0.85V.
5. Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.
6. Includes: 2 rank 2 slot, 4 rank 1 slot.
7. The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.

# IOB High Performance (HP) Switching Characteristics

Table 76: IOB High Performance (HP) Switching Characteristics

| I/O Standards        | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       |       | Units |
|----------------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|-------|
|                      | 0.90V                          |       | 0.85V |       | 0.72V | 0.90V                           |       | 0.85V |       | 0.72V | 0.90V                            |       | 0.85V |       | 0.72V |       |
|                      | -3                             | -2    | -1    | -2    | -1    | -3                              | -2    | -1    | -2    | -1    | -3                               | -2    | -1    | -2    | -1    |       |
| DIFF_HSTL_I_12_F     | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.423                           | 0.423 | 0.443 | 0.423 | 0.443 | 0.553                            | 0.553 | 0.582 | 0.553 | 0.582 | ns    |
| DIFF_HSTL_I_12_M     | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.552                           | 0.552 | 0.583 | 0.552 | 0.583 | 0.641                            | 0.641 | 0.679 | 0.641 | 0.679 | ns    |
| DIFF_HSTL_I_12_S     | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.752                           | 0.752 | 0.800 | 0.752 | 0.800 | 0.813                            | 0.813 | 0.868 | 0.813 | 0.868 | ns    |
| DIFF_HSTL_I_18_F     | 0.319                          | 0.319 | 0.339 | 0.319 | 0.339 | 0.456                           | 0.456 | 0.474 | 0.456 | 0.474 | 0.576                            | 0.576 | 0.606 | 0.576 | 0.606 | ns    |
| DIFF_HSTL_I_18_M     | 0.319                          | 0.319 | 0.339 | 0.319 | 0.339 | 0.570                           | 0.570 | 0.603 | 0.570 | 0.603 | 0.653                            | 0.653 | 0.692 | 0.653 | 0.692 | ns    |
| DIFF_HSTL_I_18_S     | 0.319                          | 0.319 | 0.339 | 0.319 | 0.339 | 0.782                           | 0.782 | 0.834 | 0.782 | 0.834 | 0.816                            | 0.816 | 0.871 | 0.816 | 0.871 | ns    |
| DIFF_HSTL_I_DCI_12_F | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.406                           | 0.406 | 0.429 | 0.406 | 0.429 | 0.534                            | 0.534 | 0.564 | 0.534 | 0.564 | ns    |
| DIFF_HSTL_I_DCI_12_M | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.557                           | 0.557 | 0.587 | 0.557 | 0.587 | 0.653                            | 0.653 | 0.694 | 0.653 | 0.694 | ns    |
| DIFF_HSTL_I_DCI_12_S | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.755                           | 0.755 | 0.806 | 0.755 | 0.806 | 0.842                            | 0.842 | 0.907 | 0.842 | 0.907 | ns    |
| DIFF_HSTL_I_DCI_18_F | 0.323                          | 0.323 | 0.339 | 0.323 | 0.339 | 0.445                           | 0.445 | 0.461 | 0.445 | 0.461 | 0.566                            | 0.566 | 0.595 | 0.566 | 0.595 | ns    |
| DIFF_HSTL_I_DCI_18_M | 0.323                          | 0.323 | 0.339 | 0.323 | 0.339 | 0.555                           | 0.555 | 0.586 | 0.555 | 0.586 | 0.643                            | 0.643 | 0.684 | 0.643 | 0.684 | ns    |
| DIFF_HSTL_I_DCI_18_S | 0.323                          | 0.323 | 0.339 | 0.323 | 0.339 | 0.762                           | 0.762 | 0.818 | 0.762 | 0.818 | 0.836                            | 0.836 | 0.900 | 0.836 | 0.900 | ns    |
| DIFF_HSTL_I_DCI_F    | 0.397                          | 0.397 | 0.417 | 0.397 | 0.417 | 0.431                           | 0.431 | 0.445 | 0.431 | 0.445 | 0.555                            | 0.555 | 0.575 | 0.555 | 0.575 | ns    |
| DIFF_HSTL_I_DCI_M    | 0.397                          | 0.397 | 0.417 | 0.397 | 0.417 | 0.553                           | 0.553 | 0.583 | 0.553 | 0.583 | 0.644                            | 0.644 | 0.684 | 0.644 | 0.684 | ns    |
| DIFF_HSTL_I_DCI_S    | 0.397                          | 0.397 | 0.417 | 0.397 | 0.417 | 0.767                           | 0.767 | 0.823 | 0.767 | 0.823 | 0.848                            | 0.848 | 0.912 | 0.848 | 0.912 | ns    |
| DIFF_HSTL_I_F        | 0.404                          | 0.404 | 0.417 | 0.404 | 0.417 | 0.423                           | 0.423 | 0.443 | 0.423 | 0.443 | 0.549                            | 0.549 | 0.581 | 0.549 | 0.581 | ns    |
| DIFF_HSTL_I_M        | 0.404                          | 0.404 | 0.417 | 0.404 | 0.417 | 0.555                           | 0.555 | 0.586 | 0.555 | 0.586 | 0.640                            | 0.640 | 0.677 | 0.640 | 0.677 | ns    |
| DIFF_HSTL_I_S        | 0.404                          | 0.404 | 0.417 | 0.404 | 0.417 | 0.767                           | 0.767 | 0.818 | 0.767 | 0.818 | 0.811                            | 0.811 | 0.866 | 0.811 | 0.866 | ns    |
| DIFF_HSUL_12_DCI_F   | 0.381                          | 0.381 | 0.400 | 0.381 | 0.400 | 0.425                           | 0.425 | 0.443 | 0.425 | 0.443 | 0.558                            | 0.558 | 0.586 | 0.558 | 0.586 | ns    |
| DIFF_HSUL_12_DCI_M   | 0.381                          | 0.381 | 0.400 | 0.381 | 0.400 | 0.557                           | 0.557 | 0.587 | 0.557 | 0.587 | 0.653                            | 0.653 | 0.694 | 0.653 | 0.694 | ns    |
| DIFF_HSUL_12_DCI_S   | 0.381                          | 0.381 | 0.400 | 0.381 | 0.400 | 0.737                           | 0.737 | 0.787 | 0.737 | 0.787 | 0.822                            | 0.822 | 0.885 | 0.822 | 0.885 | ns    |
| DIFF_HSUL_12_F       | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.412                           | 0.412 | 0.430 | 0.412 | 0.430 | 0.538                            | 0.538 | 0.566 | 0.538 | 0.566 | ns    |
| DIFF_HSUL_12_M       | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.552                           | 0.552 | 0.583 | 0.552 | 0.583 | 0.641                            | 0.641 | 0.679 | 0.641 | 0.679 | ns    |
| DIFF_HSUL_12_S       | 0.394                          | 0.394 | 0.402 | 0.394 | 0.402 | 0.752                           | 0.752 | 0.800 | 0.752 | 0.800 | 0.813                            | 0.813 | 0.868 | 0.813 | 0.868 | ns    |
| DIFF_POD10_DCI_F     | 0.411                          | 0.411 | 0.430 | 0.411 | 0.430 | 0.425                           | 0.425 | 0.444 | 0.425 | 0.444 | 0.555                            | 0.555 | 0.584 | 0.555 | 0.584 | ns    |
| DIFF_POD10_DCI_M     | 0.411                          | 0.411 | 0.430 | 0.411 | 0.430 | 0.542                           | 0.542 | 0.571 | 0.542 | 0.571 | 0.640                            | 0.640 | 0.681 | 0.640 | 0.681 | ns    |
| DIFF_POD10_DCI_S     | 0.411                          | 0.411 | 0.430 | 0.411 | 0.430 | 0.754                           | 0.754 | 0.815 | 0.754 | 0.815 | 0.850                            | 0.850 | 0.917 | 0.850 | 0.917 | ns    |
| DIFF_POD10_F         | 0.411                          | 0.411 | 0.433 | 0.411 | 0.433 | 0.438                           | 0.438 | 0.459 | 0.438 | 0.459 | 0.569                            | 0.569 | 0.601 | 0.569 | 0.601 | ns    |
| DIFF_POD10_M         | 0.411                          | 0.411 | 0.433 | 0.411 | 0.433 | 0.538                           | 0.538 | 0.568 | 0.538 | 0.568 | 0.630                            | 0.630 | 0.667 | 0.630 | 0.667 | ns    |
| DIFF_POD10_S         | 0.411                          | 0.411 | 0.433 | 0.411 | 0.433 | 0.766                           | 0.766 | 0.821 | 0.766 | 0.821 | 0.836                            | 0.836 | 0.894 | 0.836 | 0.894 | ns    |
| DIFF_POD12_DCI_F     | 0.407                          | 0.407 | 0.432 | 0.407 | 0.432 | 0.425                           | 0.425 | 0.443 | 0.425 | 0.443 | 0.558                            | 0.558 | 0.586 | 0.558 | 0.586 | ns    |
| DIFF_POD12_DCI_M     | 0.407                          | 0.407 | 0.432 | 0.407 | 0.432 | 0.543                           | 0.543 | 0.572 | 0.543 | 0.572 | 0.638                            | 0.638 | 0.678 | 0.638 | 0.678 | ns    |
| DIFF_POD12_DCI_S     | 0.407                          | 0.407 | 0.432 | 0.407 | 0.432 | 0.772                           | 0.772 | 0.822 | 0.772 | 0.822 | 0.862                            | 0.862 | 0.929 | 0.862 | 0.929 | ns    |
| DIFF_POD12_F         | 0.409                          | 0.409 | 0.430 | 0.409 | 0.430 | 0.455                           | 0.455 | 0.476 | 0.455 | 0.476 | 0.595                            | 0.595 | 0.626 | 0.595 | 0.626 | ns    |
| DIFF_POD12_M         | 0.409                          | 0.409 | 0.430 | 0.409 | 0.430 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.582 | 0.641                            | 0.641 | 0.679 | 0.641 | 0.679 | ns    |
| DIFF_POD12_S         | 0.409                          | 0.409 | 0.430 | 0.409 | 0.430 | 0.767                           | 0.767 | 0.817 | 0.767 | 0.817 | 0.832                            | 0.832 | 0.889 | 0.832 | 0.889 | ns    |
| DIFF_SSTL12_DCI_F    | 0.381                          | 0.381 | 0.400 | 0.381 | 0.400 | 0.425                           | 0.425 | 0.443 | 0.425 | 0.443 | 0.558                            | 0.558 | 0.586 | 0.558 | 0.586 | ns    |
| DIFF_SSTL12_DCI_M    | 0.381                          | 0.381 | 0.400 | 0.381 | 0.400 | 0.557                           | 0.557 | 0.587 | 0.557 | 0.587 | 0.654                            | 0.654 | 0.694 | 0.654 | 0.694 | ns    |
| DIFF_SSTL12_DCI_S    | 0.381                          | 0.381 | 0.400 | 0.381 | 0.400 | 0.754                           | 0.754 | 0.803 | 0.754 | 0.803 | 0.842                            | 0.842 | 0.908 | 0.842 | 0.908 | ns    |

Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standards  | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |       |       |       |       | Units |
|----------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|-------|
|                | 0.90V                          |       | 0.85V |       | 0.72V | 0.90V                           |       | 0.85V |       | 0.72V | 0.90V                            |       | 0.85V |       | 0.72V |       |
|                | -3                             | -2    | -1    | -2    | -1    | -3                              | -2    | -1    | -2    | -1    | -3                               | -2    | -1    | -2    | -1    |       |
| HSTL_I_DCI_S   | 0.393                          | 0.393 | 0.415 | 0.393 | 0.415 | 0.766                           | 0.766 | 0.821 | 0.766 | 0.821 | 0.847                            | 0.847 | 0.912 | 0.847 | 0.912 | ns    |
| HSTL_I_F       | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.423                           | 0.423 | 0.443 | 0.423 | 0.443 | 0.549                            | 0.549 | 0.581 | 0.549 | 0.581 | ns    |
| HSTL_I_M       | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.554                           | 0.554 | 0.585 | 0.554 | 0.585 | 0.640                            | 0.640 | 0.677 | 0.640 | 0.677 | ns    |
| HSTL_I_S       | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.766                           | 0.766 | 0.816 | 0.766 | 0.816 | 0.811                            | 0.811 | 0.866 | 0.811 | 0.866 | ns    |
| HSUL_12_DCI_F  | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.425                           | 0.425 | 0.443 | 0.425 | 0.443 | 0.558                            | 0.558 | 0.586 | 0.558 | 0.586 | ns    |
| HSUL_12_DCI_M  | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.556                           | 0.556 | 0.586 | 0.556 | 0.586 | 0.654                            | 0.654 | 0.694 | 0.654 | 0.694 | ns    |
| HSUL_12_DCI_S  | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.736                           | 0.736 | 0.784 | 0.736 | 0.784 | 0.821                            | 0.821 | 0.886 | 0.821 | 0.886 | ns    |
| HSUL_12_F      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.412                           | 0.412 | 0.430 | 0.412 | 0.430 | 0.538                            | 0.538 | 0.566 | 0.538 | 0.566 | ns    |
| HSUL_12_M      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.582 | 0.642                            | 0.642 | 0.679 | 0.642 | 0.679 | ns    |
| HSUL_12_S      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.750                           | 0.750 | 0.799 | 0.750 | 0.799 | 0.813                            | 0.813 | 0.868 | 0.813 | 0.868 | ns    |
| LVC MOS12_F_2  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.672                           | 0.672 | 0.692 | 0.672 | 0.692 | 0.898                            | 0.898 | 0.922 | 0.898 | 0.922 | ns    |
| LVC MOS12_F_4  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.504                           | 0.504 | 0.521 | 0.504 | 0.521 | 0.664                            | 0.664 | 0.693 | 0.664 | 0.693 | ns    |
| LVC MOS12_F_6  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.485                           | 0.485 | 0.507 | 0.485 | 0.507 | 0.634                            | 0.634 | 0.669 | 0.634 | 0.669 | ns    |
| LVC MOS12_F_8  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.465                           | 0.465 | 0.489 | 0.465 | 0.489 | 0.611                            | 0.611 | 0.666 | 0.611 | 0.666 | ns    |
| LVC MOS12_M_2  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.708                           | 0.708 | 0.727 | 0.708 | 0.727 | 0.916                            | 0.916 | 0.945 | 0.916 | 0.945 | ns    |
| LVC MOS12_M_4  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.550                           | 0.550 | 0.573 | 0.550 | 0.573 | 0.664                            | 0.664 | 0.690 | 0.664 | 0.690 | ns    |
| LVC MOS12_M_6  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.527                           | 0.527 | 0.554 | 0.527 | 0.554 | 0.622                            | 0.622 | 0.652 | 0.622 | 0.652 | ns    |
| LVC MOS12_M_8  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.540                           | 0.540 | 0.571 | 0.540 | 0.571 | 0.614                            | 0.614 | 0.649 | 0.614 | 0.649 | ns    |
| LVC MOS12_S_2  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.767                           | 0.767 | 0.803 | 0.767 | 0.803 | 0.990                            | 0.990 | 1.024 | 0.990 | 1.024 | ns    |
| LVC MOS12_S_4  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.666                           | 0.666 | 0.704 | 0.666 | 0.704 | 0.803                            | 0.803 | 0.848 | 0.803 | 0.848 | ns    |
| LVC MOS12_S_6  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.657                           | 0.657 | 0.695 | 0.657 | 0.695 | 0.732                            | 0.732 | 0.774 | 0.732 | 0.774 | ns    |
| LVC MOS12_S_8  | 0.512                          | 0.512 | 0.555 | 0.512 | 0.555 | 0.708                           | 0.708 | 0.761 | 0.708 | 0.761 | 0.745                            | 0.745 | 0.790 | 0.745 | 0.790 | ns    |
| LVC MOS15_F_12 | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.500                           | 0.500 | 0.522 | 0.500 | 0.522 | 0.647                            | 0.647 | 0.682 | 0.647 | 0.682 | ns    |
| LVC MOS15_F_2  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.702                           | 0.702 | 0.722 | 0.702 | 0.722 | 0.919                            | 0.919 | 0.940 | 0.919 | 0.940 | ns    |
| LVC MOS15_F_4  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.579                           | 0.579 | 0.601 | 0.579 | 0.601 | 0.755                            | 0.755 | 0.781 | 0.755 | 0.781 | ns    |
| LVC MOS15_F_6  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.547                           | 0.547 | 0.569 | 0.547 | 0.569 | 0.711                            | 0.711 | 0.742 | 0.711 | 0.742 | ns    |
| LVC MOS15_F_8  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.518                           | 0.518 | 0.538 | 0.518 | 0.538 | 0.686                            | 0.686 | 0.703 | 0.686 | 0.703 | ns    |
| LVC MOS15_M_12 | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.607                           | 0.607 | 0.644 | 0.607 | 0.644 | 0.637                            | 0.637 | 0.676 | 0.637 | 0.676 | ns    |
| LVC MOS15_M_2  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.741                           | 0.741 | 0.770 | 0.741 | 0.770 | 0.938                            | 0.938 | 0.962 | 0.938 | 0.962 | ns    |
| LVC MOS15_M_4  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.625                           | 0.625 | 0.651 | 0.625 | 0.651 | 0.754                            | 0.754 | 0.786 | 0.754 | 0.786 | ns    |
| LVC MOS15_M_6  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.576                           | 0.576 | 0.604 | 0.576 | 0.604 | 0.674                            | 0.674 | 0.710 | 0.674 | 0.710 | ns    |
| LVC MOS15_M_8  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.568                           | 0.568 | 0.601 | 0.568 | 0.601 | 0.639                            | 0.639 | 0.681 | 0.639 | 0.681 | ns    |
| LVC MOS15_S_12 | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.788                           | 0.788 | 0.855 | 0.788 | 0.855 | 0.695                            | 0.695 | 0.733 | 0.695 | 0.733 | ns    |
| LVC MOS15_S_2  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.829                           | 0.829 | 0.864 | 0.829 | 0.864 | 1.039                            | 1.039 | 1.079 | 1.039 | 1.079 | ns    |
| LVC MOS15_S_4  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.687                           | 0.687 | 0.725 | 0.687 | 0.725 | 0.813                            | 0.813 | 0.851 | 0.813 | 0.851 | ns    |
| LVC MOS15_S_6  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.671                           | 0.671 | 0.710 | 0.671 | 0.710 | 0.726                            | 0.726 | 0.763 | 0.726 | 0.763 | ns    |
| LVC MOS15_S_8  | 0.414                          | 0.414 | 0.445 | 0.414 | 0.445 | 0.704                           | 0.704 | 0.755 | 0.704 | 0.755 | 0.721                            | 0.721 | 0.758 | 0.721 | 0.758 | ns    |
| LVC MOS18_F_12 | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.573                           | 0.573 | 0.601 | 0.573 | 0.601 | 0.731                            | 0.731 | 0.769 | 0.731 | 0.769 | ns    |
| LVC MOS18_F_2  | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.739                           | 0.739 | 0.760 | 0.739 | 0.760 | 0.945                            | 0.945 | 0.971 | 0.945 | 0.971 | ns    |
| LVC MOS18_F_4  | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.609                           | 0.609 | 0.630 | 0.609 | 0.630 | 0.778                            | 0.778 | 0.802 | 0.778 | 0.802 | ns    |
| LVC MOS18_F_6  | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.603                           | 0.603 | 0.633 | 0.603 | 0.633 | 0.781                            | 0.781 | 0.808 | 0.781 | 0.808 | ns    |

Table 78: Input Delay Measurement Methodology (Cont'd)

| Description                  | I/O Standard Attribute | $V_L^{(1)(2)}$ | $V_H^{(1)(2)}$ | $V_{MEAS}^{(1)(4)(6)}$ | $V_{REF}^{(1)(3)(5)}$ |
|------------------------------|------------------------|----------------|----------------|------------------------|-----------------------|
| SUB_LVDS, 1.8V               | SUB_LVDS               | 0.9 – 0.125    | 0.9 + 0.125    | 0 <sup>(6)</sup>       | –                     |
| SLVS, 1.8V                   | SLVS_400_18            | 0.9 – 0.125    | 0.9 + 0.125    | 0 <sup>(6)</sup>       | –                     |
| SLVS, 2.5V                   | SLVS_400_25            | 1.25 – 0.125   | 1.25 + 0.125   | 0 <sup>(6)</sup>       | –                     |
| LVPECL, 2.5V                 | LVPECL                 | 1.25 – 0.125   | 1.25 + 0.125   | 0 <sup>(6)</sup>       | –                     |
| MIPI D-PHY (high speed) 1.2V | MIPI_DPHY_DCI_HS       | 0.2 – 0.125    | 0.2 + 0.125    | 0 <sup>(6)</sup>       | –                     |
| MIPI D-PHY (low power) 1.2V  | MIPI_DPHY_DCI_LP       | 0.715 – 0.2    | 0.715 + 0.2    | 0 <sup>(6)</sup>       | –                     |

**Notes:**

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMOS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 1.
6. The value given is the differential input voltage.

## PLL Switching Characteristics

Table 86: PLL Specification<sup>(1)</sup>

| Symbol                         | Description                                                                          | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages     |       |       |       |       | Units |
|--------------------------------|--------------------------------------------------------------------------------------|--------------------------------------------------------------|-------|-------|-------|-------|-------|
|                                |                                                                                      | 0.90V                                                        | 0.85V |       | 0.72V |       |       |
|                                |                                                                                      | -3                                                           | -2    | -1    | -2    | -1    |       |
| PLL_F <sub>INMAX</sub>         | Maximum input clock frequency.                                                       | 1066                                                         | 933   | 800   | 933   | 800   | MHz   |
| PLL_F <sub>INMIN</sub>         | Minimum input clock frequency.                                                       | 70                                                           | 70    | 70    | 70    | 70    | MHz   |
| PLL_F <sub>INJITTER</sub>      | Maximum input clock period jitter.                                                   | < 20% of clock input period or 1 ns Max                      |       |       |       |       |       |
| PLL_F <sub>INDUTY</sub>        | Input duty cycle range: 70–399 MHz.                                                  | 35–65                                                        |       |       |       |       | %     |
|                                | Input duty cycle range: 400–499 MHz.                                                 | 40–60                                                        |       |       |       |       | %     |
|                                | Input duty cycle range: >500 MHz.                                                    | 45–55                                                        |       |       |       |       | %     |
| PLL_F <sub>VCOMIN</sub>        | Minimum PLL VCO frequency.                                                           | 750                                                          | 750   | 750   | 750   | 750   | MHz   |
| PLL_F <sub>VCOMAX</sub>        | Maximum PLL VCO frequency.                                                           | 1500                                                         | 1500  | 1500  | 1500  | 1500  | MHz   |
| PLL_T <sub>STATPHAOFFSET</sub> | Static phase offset of the PLL outputs. <sup>(2)</sup>                               | 0.12                                                         | 0.12  | 0.12  | 0.12  | 0.12  | ns    |
| PLL_T <sub>OUTJITTER</sub>     | PLL output jitter.                                                                   | Note 3                                                       |       |       |       |       |       |
| PLL_T <sub>OUTDUTY</sub>       | PLL CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B duty-cycle precision. <sup>(4)</sup>        | 0.165                                                        | 0.20  | 0.20  | 0.20  | 0.20  | ns    |
| PLL_T <sub>LOCKMAX</sub>       | PLL maximum lock time.                                                               | 100                                                          |       |       |       |       | μs    |
| PLL_F <sub>OUTMAX</sub>        | PLL maximum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B.                | 891                                                          | 775   | 667   | 725   | 667   | MHz   |
|                                | PLL maximum output frequency at CLKOUTPHY.                                           | 2667                                                         | 2667  | 2400  | 2400  | 2133  | MHz   |
| PLL_F <sub>OUTMIN</sub>        | PLL minimum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B. <sup>(5)</sup> | 5.86                                                         | 5.86  | 5.86  | 5.86  | 5.86  | MHz   |
|                                | PLL minimum output frequency at CLKOUTPHY.                                           | 2 x VCO mode: 1500, 1 x VCO mode: 750<br>0.5 x VCO mode: 375 |       |       |       |       | MHz   |
| PLL_RST <sub>MINPULSE</sub>    | Minimum reset pulse width.                                                           | 5.00                                                         | 5.00  | 5.00  | 5.00  | 5.00  | ns    |
| PLL_F <sub>PFDMAX</sub>        | Maximum frequency at the phase frequency detector.                                   | 667.5                                                        | 667.5 | 667.5 | 667.5 | 667.5 | MHz   |
| PLL_F <sub>PFDMIN</sub>        | Minimum frequency at the phase frequency detector.                                   | 70                                                           | 70    | 70    | 70    | 70    | MHz   |
| PLL_F <sub>BANDWIDTH</sub>     | PLL bandwidth at typical.                                                            | 14                                                           | 14    | 14    | 14    | 14    | MHz   |
| PLL_F <sub>DPRCLK_MAX</sub>    | Maximum DRP clock frequency                                                          | 250                                                          | 250   | 250   | 250   | 250   | MHz   |

### Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the loop filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

Table 91: Global Clock Input Setup and Hold With MMCM

| Symbol                                                                                          | Description                                                  | Device | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |       |       |      | Units |    |
|-------------------------------------------------------------------------------------------------|--------------------------------------------------------------|--------|----------------------------------------------------------|-------|-------|-------|------|-------|----|
|                                                                                                 |                                                              |        | 0.90V                                                    | 0.85V |       | 0.72V |      |       |    |
|                                                                                                 |                                                              |        | -3                                                       | -2    | -1    | -2    | -1   |       |    |
| Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard.(1)(2)(3) |                                                              |        |                                                          |       |       |       |      |       |    |
| T <sub>PSMMCMCC_ZU2</sub>                                                                       | Global clock input and input flip-flop (or latch) with MMCM. | Setup  | XCZU2                                                    | N/A   | 1.83  | 1.96  | 2.29 | 2.48  | ns |
| T <sub>PHMMCMCC_ZU2</sub>                                                                       |                                                              | Hold   |                                                          |       | −0.19 | −0.19 | 0.13 | 0.13  | ns |
| T <sub>PSMMCMCC_ZU3</sub>                                                                       |                                                              | Setup  | XCZU3                                                    | N/A   | 1.83  | 1.96  | 2.29 | 2.48  | ns |
| T <sub>PHMMCMCC_ZU3</sub>                                                                       |                                                              | Hold   |                                                          |       | −0.19 | −0.19 | 0.13 | 0.13  | ns |
| T <sub>PSMMCMCC_ZU4</sub>                                                                       |                                                              | Setup  | XCZU4                                                    | 1.96  | 1.96  | 2.10  | 2.49 | 2.59  | ns |
| T <sub>PHMMCMCC_ZU4</sub>                                                                       |                                                              | Hold   |                                                          | −0.12 | −0.12 | −0.12 | 0.27 | 0.48  | ns |
| T <sub>PSMMCMCC_ZU5</sub>                                                                       |                                                              | Setup  | XCZU5                                                    | 1.96  | 1.96  | 2.10  | 2.49 | 2.59  | ns |
| T <sub>PHMMCMCC_ZU5</sub>                                                                       |                                                              | Hold   |                                                          | −0.12 | −0.12 | −0.12 | 0.27 | 0.48  | ns |
| T <sub>PSMMCMCC_ZU6</sub>                                                                       |                                                              | Setup  | XCZU6                                                    | 1.97  | 2.00  | 2.12  | 2.26 | 2.44  | ns |
| T <sub>PHMMCMCC_ZU6</sub>                                                                       |                                                              | Hold   |                                                          | −0.11 | −0.11 | −0.11 | 0.16 | 0.18  | ns |
| T <sub>PSMMCMCC_ZU7</sub>                                                                       |                                                              | Setup  | XCZU7                                                    | 1.91  | 1.91  | 2.02  | 2.45 | 2.70  | ns |
| T <sub>PHMMCMCC_ZU7</sub>                                                                       |                                                              | Hold   |                                                          | −0.14 | −0.14 | −0.14 | 0.37 | 0.38  | ns |
| T <sub>PSMMCMCC_ZU9</sub>                                                                       |                                                              | Setup  | XCZU9                                                    | 1.97  | 2.00  | 2.12  | 2.26 | 2.44  | ns |
| T <sub>PHMMCMCC_ZU9</sub>                                                                       |                                                              | Hold   |                                                          | −0.11 | −0.11 | −0.11 | 0.16 | 0.18  | ns |
| T <sub>PSMMCMCC_ZU11</sub>                                                                      |                                                              | Setup  | XCZU11                                                   | 2.08  | 2.08  | 2.23  | 2.59 | 2.75  | ns |
| T <sub>PHMMCMCC_ZU11</sub>                                                                      |                                                              | Hold   |                                                          | −0.08 | −0.08 | 0.04  | 0.35 | 0.74  | ns |
| T <sub>PSMMCMCC_ZU15</sub>                                                                      |                                                              | Setup  | XCZU15                                                   | 1.96  | 1.99  | 2.12  | 2.26 | 2.44  | ns |
| T <sub>PHMMCMCC_ZU15</sub>                                                                      |                                                              | Hold   |                                                          | −0.10 | −0.10 | −0.10 | 0.17 | 0.19  | ns |
| T <sub>PSMMCMCC_ZU17</sub>                                                                      |                                                              | Setup  | XCZU17                                                   | 1.89  | 1.89  | 2.03  | 2.36 | 2.55  | ns |
| T <sub>PHMMCMCC_ZU17</sub>                                                                      |                                                              | Hold   |                                                          | −0.16 | −0.16 | −0.16 | 0.31 | 0.34  | ns |
| T <sub>PSMMCMCC_ZU19</sub>                                                                      | Setup                                                        | XCZU19 | 1.89                                                     | 1.89  | 2.03  | 2.36  | 2.55 | ns    |    |
| T <sub>PHMMCMCC_ZU19</sub>                                                                      | Hold                                                         |        | −0.16                                                    | −0.16 | −0.16 | 0.31  | 0.34 | ns    |    |

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

## Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 93: Package Skew

| Symbol  | Description  | Device | Package  | Value | Units |
|---------|--------------|--------|----------|-------|-------|
| PKGSKEW | Package Skew | XCZU2  | SBVA484  | 105   | ps    |
|         |              |        | SFVA625  | 108   | ps    |
|         |              |        | SFVC784  | 93    | ps    |
|         |              | XCZU3  | SBVA484  | 105   | ps    |
|         |              |        | SFVA625  | 108   | ps    |
|         |              |        | SFVC784  | 93    | ps    |
|         |              | XCZU4  | SFVC784  |       | ps    |
|         |              |        | FBVB900  |       | ps    |
|         |              | XCZU5  | SFVC784  |       | ps    |
|         |              |        | FBVB900  |       | ps    |
|         |              | XCZU6  | FFVC900  | 119   | ps    |
|         |              |        | FFVB1156 | 134   | ps    |
|         |              | XCZU7  | FBVB900  | 141   | ps    |
|         |              |        | FFVC1156 | 175   | ps    |
|         |              |        | FFVF1517 | 305   | ps    |
|         |              | XCZU9  | FFVC900  | 119   | ps    |
|         |              |        | FFVB1156 | 134   | ps    |
|         |              | XCZU11 | FFVC1156 |       | ps    |
|         |              |        | FFVB1517 |       | ps    |
|         |              |        | FFVF1517 |       | ps    |
|         |              |        | FFVC1760 | 215   | ps    |
|         |              | XCZU15 | FFVC900  | 118   | ps    |
|         |              |        | FFVB1156 | 132   | ps    |
|         |              | XCZU17 | FFVB1517 | 221   | ps    |
|         |              |        | FFVC1760 | 226   | ps    |
|         |              |        | FFVD1760 | 178   | ps    |
|         |              |        | FFVE1924 | 174   | ps    |
|         |              | XCZU19 | FFVB1517 | 221   | ps    |
|         |              |        | FFVC1760 | 226   | ps    |
|         |              |        | FFVD1760 | 178   | ps    |
|         |              |        | FFVE1924 | 174   | ps    |

### Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

## GTH Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further information.

Table 97: GTH Transceiver Performance

| Symbol                   | Description                            | Output<br>Divider | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |                       |        |        |        |        |        |         |         | Units |
|--------------------------|----------------------------------------|-------------------|-------------------------------------------------------|--------|-----------------------|--------|--------|--------|--------|--------|---------|---------|-------|
|                          |                                        |                   | 0.90V                                                 |        | 0.85V                 |        |        |        | 0.72V  |        |         |         |       |
|                          |                                        |                   | -3                                                    |        | -2                    |        | -1     |        | -2     |        | -1      |         |       |
| F <sub>GTHMAX</sub>      | GTH maximum line rate.                 |                   | 16.375 <sup>(1)</sup>                                 |        | 16.375 <sup>(1)</sup> |        | 12.5   |        | 12.5   |        | 10.3125 |         | Gb/s  |
| F <sub>GTHMIN</sub>      | GTH minimum line rate.                 |                   | 0.5                                                   |        | 0.5                   |        | 0.5    |        | 0.5    |        | 0.5     |         | Gb/s  |
|                          |                                        |                   | Min                                                   | Max    | Min                   | Max    | Min    | Max    | Min    | Max    | Min     | Max     |       |
| F <sub>GTHCRANGE</sub>   | CPLL line rate range <sup>(2)</sup> .  | 1                 | 4                                                     | 12.5   | 4                     | 12.5   | 4      | 8.5    | 4      | 8.5    | 4       | 8.5     | Gb/s  |
|                          |                                        | 2                 | 2                                                     | 6.25   | 2                     | 6.25   | 2      | 4.25   | 2      | 4.25   | 2       | 4.25    | Gb/s  |
|                          |                                        | 4                 | 1                                                     | 3.125  | 1                     | 3.125  | 1      | 2.125  | 1      | 2.125  | 1       | 2.125   | Gb/s  |
|                          |                                        | 8                 | 0.5                                                   | 1.5625 | 0.5                   | 1.5625 | 0.5    | 1.0625 | 0.5    | 1.0625 | 0.5     | 1.0625  | Gb/s  |
|                          |                                        | 16                | N/A                                                   |        |                       |        |        |        |        |        |         |         | Gb/s  |
|                          |                                        |                   | Min                                                   | Max    | Min                   | Max    | Min    | Max    | Min    | Max    | Min     | Max     |       |
| F <sub>GTHQRANGE1</sub>  | QPLL0 line rate range <sup>(3)</sup> . | 1                 | 9.8                                                   | 16.375 | 9.8                   | 16.375 | 9.8    | 12.5   | 9.8    | 12.5   | 9.8     | 10.3125 | Gb/s  |
|                          |                                        | 2                 | 4.9                                                   | 8.1875 | 4.9                   | 8.1875 | 4.9    | 8.15   | 4.9    | 8.1875 | 4.9     | 8.15    | Gb/s  |
|                          |                                        | 4                 | 2.45                                                  | 4.0938 | 2.45                  | 4.0938 | 2.45   | 4.075  | 2.45   | 4.0938 | 2.45    | 4.075   | Gb/s  |
|                          |                                        | 8                 | 1.225                                                 | 2.0469 | 1.225                 | 2.0469 | 1.225  | 2.0375 | 1.225  | 2.0469 | 1.225   | 2.0375  | Gb/s  |
|                          |                                        | 16                | 0.6125                                                | 1.0234 | 0.6125                | 1.0234 | 0.6125 | 1.0188 | 0.6125 | 1.0234 | 0.6125  | 1.0188  | Gb/s  |
|                          |                                        |                   | Min                                                   | Max    | Min                   | Max    | Min    | Max    | Min    | Max    | Min     | Max     |       |
| F <sub>GTHQRANGE2</sub>  | QPLL1 line rate range <sup>(4)</sup> . | 1                 | 8.0                                                   | 13.0   | 8.0                   | 13.0   | 8.0    | 12.5   | 8.0    | 12.5   | 8.0     | 10.3125 | Gb/s  |
|                          |                                        | 2                 | 4.0                                                   | 6.5    | 4.0                   | 6.5    | 4.0    | 6.5    | 4.0    | 6.5    | 4.0     | 6.5     | Gb/s  |
|                          |                                        | 4                 | 2.0                                                   | 3.25   | 2.0                   | 3.25   | 2.0    | 3.25   | 2.0    | 3.25   | 2.0     | 3.25    | Gb/s  |
|                          |                                        | 8                 | 1.0                                                   | 1.625  | 1.0                   | 1.625  | 1.0    | 1.625  | 1.0    | 1.625  | 1.0     | 1.625   | Gb/s  |
|                          |                                        | 16                | 0.5                                                   | 0.8125 | 0.5                   | 0.8125 | 0.5    | 0.8125 | 0.5    | 0.8125 | 0.5     | 0.8125  | Gb/s  |
|                          |                                        |                   | Min                                                   | Max    | Min                   | Max    | Min    | Max    | Min    | Max    | Min     | Max     |       |
| F <sub>CPLL</sub> RANGE  | CPLL frequency range.                  |                   | 2                                                     | 6.25   | 2                     | 6.25   | 2      | 4.25   | 2      | 4.25   | 2       | 4.25    | GHz   |
| F <sub>QPLL0</sub> RANGE | QPLL0 frequency range.                 |                   | 9.8                                                   | 16.375 | 9.8                   | 16.375 | 9.8    | 16.375 | 9.8    | 16.375 | 9.8     | 16.375  | GHz   |
| F <sub>QPLL1</sub> RANGE | QPLL1 frequency range.                 |                   | 8                                                     | 13     | 8                     | 13     | 8      | 13     | 8      | 13     | 8       | 13      | GHz   |

### Notes:

1. GTH transceiver line rates in the SFVC784 package support data rates up to 12.5 Gb/s.
2. The values listed are the rounded results of the calculated equation  $(2 \times \text{CPLL\_Frequency}) / \text{Output\_Divider}$ .
3. The values listed are the rounded results of the calculated equation  $(\text{QPLL0\_Frequency}) / \text{Output\_Divider}$ .
4. The values listed are the rounded results of the calculated equation  $(\text{QPLL1\_Frequency}) / \text{Output\_Divider}$ .

Table 98: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                  | All Speed Grades | Units |
|------------------------|------------------------------|------------------|-------|
| F <sub>GTHDRPCLK</sub> | GTHDRPCLK maximum frequency. | 250              | MHz   |

Table 99: GTH Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                      | Conditions           | All Speed Grades |     |     | Units |
|--------------------|----------------------------------|----------------------|------------------|-----|-----|-------|
|                    |                                  |                      | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range. |                      | 60               | –   | 820 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time.       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time.       | 80% – 20%            | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle.      | Transceiver PLL only | 40               | 50  | 60  | %     |

Table 100: GTH Transceiver Reference Clock Oscillator Selection Phase Noise Mask

| Symbol                                       | Description                                                                          | Offset Frequency | Min | Typ | Max  | Units  |
|----------------------------------------------|--------------------------------------------------------------------------------------|------------------|-----|-----|------|--------|
| QPLL <sub>REFCLKMASK</sub> <sup>(1)(2)</sup> | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz. | 10 kHz           | –   | –   | –105 | dBc/Hz |
|                                              |                                                                                      | 100 kHz          | –   | –   | –124 |        |
|                                              |                                                                                      | 1 MHz            | –   | –   | –130 |        |
| CPLL <sub>REFCLKMASK</sub> <sup>(1)(2)</sup> | CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.        | 10 kHz           | –   | –   | –105 | dBc/Hz |
|                                              |                                                                                      | 100 kHz          | –   | –   | –124 |        |
|                                              |                                                                                      | 1 MHz            | –   | –   | –130 |        |
|                                              |                                                                                      | 50 MHz           | –   | –   | –140 |        |

**Notes:**

- For reference clock frequencies other than 312.5 MHz, adjust the phase-noise mask values by 20 x Log(N/312.5) where N is the new reference clock frequency in MHz.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 101: GTH Transceiver PLL/Lock Time Adaptation

| Symbol             | Description                                                                                             | Conditions                                                                                                                                        | All Speed Grades |        |                       | Units |
|--------------------|---------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|-----------------------|-------|
|                    |                                                                                                         |                                                                                                                                                   | Min              | Typ    | Max                   |       |
| T <sub>LOCK</sub>  | Initial PLL lock.                                                                                       |                                                                                                                                                   | –                | –      | 1                     | ms    |
| T <sub>DLOCK</sub> | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | 37 x 10 <sup>6</sup>  | UI    |
|                    | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. |                                                                                                                                                   | –                | 50,000 | 2.3 x 10 <sup>6</sup> | UI    |

Table 102: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol                | Description                                       | Data Width Conditions (Bit) |                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |          |          |         |         | Units |
|-----------------------|---------------------------------------------------|-----------------------------|--------------------|-------------------------------------------------------|----------|----------|---------|---------|-------|
|                       |                                                   |                             |                    | 0.90V                                                 | 0.85V    |          | 0.72V   |         |       |
|                       |                                                   | Internal Logic              | Interconnect Logic | -3(2)                                                 | -2(2)(3) | -1(4)(5) | -2(3)   | -1(5)   |       |
| F <sub>TXOUTPMA</sub> | TXOUTCLK maximum frequency sourced from OUTCLKPMA |                             |                    | 511.719                                               | 511.719  | 390.625  | 390.625 | 322.266 | MHz   |
| F <sub>RXOUTPMA</sub> | RXOUTCLK maximum frequency sourced from OUTCLKPMA |                             |                    | 511.719                                               | 511.719  | 390.625  | 390.625 | 322.266 | MHz   |

Table 103: GTH Transceiver Transmitter Switching Characteristics

| Symbol                     | Description                            | Condition                | Min   | Typ | Max                 | Units |
|----------------------------|----------------------------------------|--------------------------|-------|-----|---------------------|-------|
| F <sub>GTHTX</sub>         | Serial data rate range                 |                          | 0.500 | –   | F <sub>GTHMAX</sub> | Gb/s  |
| T <sub>RTX</sub>           | TX rise time                           | 20%–80%                  | –     | 21  | –                   | ps    |
| T <sub>FTX</sub>           | TX fall time                           | 80%–20%                  | –     | 21  | –                   | ps    |
| T <sub>LLSKEW</sub>        | TX lane-to-lane skew <sup>(1)</sup>    |                          | –     | –   | 500.00              | ps    |
| T <sub>J16.375</sub>       | Total jitter <sup>(2)(4)</sup>         | 16.375 Gb/s              | –     | –   | 0.28                | UI    |
| D <sub>J16.375</sub>       | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J15.0</sub>         | Total jitter <sup>(2)(4)</sup>         | 15.0 Gb/s                | –     | –   | 0.28                | UI    |
| D <sub>J15.0</sub>         | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J14.1</sub>         | Total jitter <sup>(2)(4)</sup>         | 14.1 Gb/s                | –     | –   | 0.28                | UI    |
| D <sub>J14.1</sub>         | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J14.1</sub>         | Total jitter <sup>(2)(4)</sup>         | 14.025 Gb/s              | –     | –   | 0.28                | UI    |
| D <sub>J14.1</sub>         | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J13.1</sub>         | Total jitter <sup>(2)(4)</sup>         | 13.1 Gb/s                | –     | –   | 0.28                | UI    |
| D <sub>J13.1</sub>         | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J12.5_QPLL</sub>    | Total jitter <sup>(2)(4)</sup>         | 12.5 Gb/s                | –     | –   | 0.28                | UI    |
| D <sub>J12.5_QPLL</sub>    | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J12.5_CPLL</sub>    | Total jitter <sup>(3)(4)</sup>         | 12.5 Gb/s                | –     | –   | 0.33                | UI    |
| D <sub>J12.5_CPLL</sub>    | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J11.3_QPLL</sub>    | Total jitter <sup>(2)(4)</sup>         | 11.3 Gb/s                | –     | –   | 0.28                | UI    |
| D <sub>J11.3_QPLL</sub>    | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J10.3125_QPLL</sub> | Total jitter <sup>(2)(4)</sup>         | 10.3125 Gb/s             | –     | –   | 0.28                | UI    |
| D <sub>J10.3125_QPLL</sub> | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J10.3125_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 10.3125 Gb/s             | –     | –   | 0.33                | UI    |
| D <sub>J10.3125_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J9.953_QPLL</sub>   | Total jitter <sup>(2)(4)</sup>         | 9.953 Gb/s               | –     | –   | 0.28                | UI    |
| D <sub>J9.953_QPLL</sub>   | Deterministic jitter <sup>(2)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J9.953_CPLL</sub>   | Total jitter <sup>(3)(4)</sup>         | 9.953 Gb/s               | –     | –   | 0.33                | UI    |
| D <sub>J9.953_CPLL</sub>   | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J8.0</sub>          | Total jitter <sup>(3)(4)</sup>         | 8.0 Gb/s                 | –     | –   | 0.32                | UI    |
| D <sub>J8.0</sub>          | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.17                | UI    |
| T <sub>J6.6</sub>          | Total jitter <sup>(3)(4)</sup>         | 6.6 Gb/s                 | –     | –   | 0.30                | UI    |
| D <sub>J6.6</sub>          | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.15                | UI    |
| T <sub>J5.0</sub>          | Total jitter <sup>(3)(4)</sup>         | 5.0 Gb/s                 | –     | –   | 0.30                | UI    |
| D <sub>J5.0</sub>          | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.15                | UI    |
| T <sub>J4.25</sub>         | Total jitter <sup>(3)(4)</sup>         | 4.25 Gb/s                | –     | –   | 0.30                | UI    |
| D <sub>J4.25</sub>         | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.15                | UI    |
| T <sub>J4.0</sub>          | Total jitter <sup>(3)(4)</sup>         | 4.0 Gb/s                 | –     | –   | 0.32                | UI    |
| D <sub>J4.0</sub>          | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.16                | UI    |
| T <sub>J3.20</sub>         | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –     | –   | 0.20                | UI    |
| D <sub>J3.20</sub>         | Deterministic jitter <sup>(3)(4)</sup> |                          | –     | –   | 0.10                | UI    |

Table 110: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                  | All Speed Grades | Units |
|------------------------|------------------------------|------------------|-------|
| F <sub>GTYDRPCLK</sub> | GTYDRPCLK maximum frequency. | 250              | MHz   |

Table 111: GTY Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                      | Conditions           | All Speed Grades |     |     | Units |
|--------------------|----------------------------------|----------------------|------------------|-----|-----|-------|
|                    |                                  |                      | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range. |                      | 60               | –   | 820 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time.       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time.       | 80% – 20%            | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle.      | Transceiver PLL only | 40               | 50  | 60  | %     |

Table 112: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask<sup>(1)</sup>

| Symbol                     | Description                                                                           | Offset Frequency | Min | Typ | Max  | Units  |
|----------------------------|---------------------------------------------------------------------------------------|------------------|-----|-----|------|--------|
| QPLL <sub>REFCLKMASK</sub> | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz. | 10 kHz           | –   | –   | –112 | dBc/Hz |
|                            |                                                                                       | 100 kHz          | –   | –   | –128 |        |
|                            |                                                                                       | 1 MHz            | –   | –   | –145 |        |
|                            | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.  | 10 kHz           | –   | –   | –103 | dBc/Hz |
|                            |                                                                                       | 100 kHz          | –   | –   | –123 |        |
|                            |                                                                                       | 1 MHz            | –   | –   | –143 |        |
|                            | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz.    | 10 kHz           | –   | –   | –98  | dBc/Hz |
|                            |                                                                                       | 100 kHz          | –   | –   | –117 |        |
|                            |                                                                                       | 1 MHz            | –   | –   | –140 |        |
| CPLL <sub>REFCLKMASK</sub> | CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.        | 10 kHz           | –   | –   | –112 | dBc/Hz |
|                            |                                                                                       | 100 kHz          | –   | –   | –128 |        |
|                            |                                                                                       | 1 MHz            | –   | –   | –145 |        |
|                            |                                                                                       | 50 MHz           | –   | –   | –145 |        |
|                            | CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.         | 10 kHz           | –   | –   | –103 | dBc/Hz |
|                            |                                                                                       | 100 kHz          | –   | –   | –123 |        |
|                            |                                                                                       | 1 MHz            | –   | –   | –143 |        |
|                            |                                                                                       | 50 MHz           | –   | –   | –145 |        |
|                            | CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz.           | 10 kHz           | –   | –   | –98  | dBc/Hz |
|                            |                                                                                       | 100 kHz          | –   | –   | –117 |        |
|                            |                                                                                       | 1 MHz            | –   | –   | –140 |        |
|                            |                                                                                       | 50 MHz           | –   | –   | –144 |        |

**Notes:**

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

**Table 119: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs**

| Symbol                     | Description                                | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                   |                       |        |     |        |                    |     |     |     | Units |
|----------------------------|--------------------------------------------|-------------------------------------------------------|-------------------|-----------------------|--------|-----|--------|--------------------|-----|-----|-----|-------|
|                            |                                            | 0.90V                                                 |                   | 0.85V                 |        |     | 0.72V  |                    |     |     |     |       |
|                            |                                            | -3 <sup>(1)</sup>                                     | -2 <sup>(1)</sup> | -1                    | -2     | -1  |        |                    |     |     |     |       |
| F <sub>RX_SERDES_CLK</sub> | Receive serializer/<br>deserializer clock  | 440.79                                                | 440.79            | N/A                   | 402.84 | N/A | MHz    |                    |     |     |     |       |
| F <sub>TX_SERDES_CLK</sub> | Transmit serializer/<br>deserializer clock | 440.79                                                | 440.79            | N/A                   | 402.84 | N/A | MHz    |                    |     |     |     |       |
| F <sub>DRP_CLK</sub>       | Dynamic reconfiguration<br>port clock      | 250.00                                                | 250.00            | N/A                   | 250.00 | N/A | MHz    |                    |     |     |     |       |
|                            |                                            | Min <sup>(2)</sup>                                    | Max               | Min <sup>(2)</sup>    | Max    | Min | Max    | Min <sup>(2)</sup> | Max | Min | Max |       |
| F <sub>CORE_CLK</sub>      | Interlaken core clock                      | 412.50 <sup>(3)</sup>                                 | 479.20            | 412.50 <sup>(3)</sup> | 479.20 | N/A | 412.50 | 429.69             | N/A | MHz |     |       |
| F <sub>LBUS_CLK</sub>      | Interlaken local bus clock                 | 300.00 <sup>(4)</sup>                                 | 349.52            | 300.00 <sup>(4)</sup> | 349.52 | N/A | 300.00 | 349.52             | N/A | MHz |     |       |

**Notes:**

1. 6 x 28.21 mode is only supported in the -2 (V<sub>CCINT</sub>=0.85V) and -3 (V<sub>CCINT</sub>=0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE\_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS\_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

**Table 120: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs**

| Symbol                     | Description                                | Speed Grade and V <sub>CCINT</sub> Operating Voltages |        |     |       |     | Units |
|----------------------------|--------------------------------------------|-------------------------------------------------------|--------|-----|-------|-----|-------|
|                            |                                            | 0.90V                                                 | 0.85V  |     | 0.72V |     |       |
|                            |                                            | -3                                                    | -2     | -1  | -2    | -1  |       |
| F <sub>RX_SERDES_CLK</sub> | Receive serializer/<br>deserializer clock  | 402.84                                                | 402.84 | N/A | N/A   | N/A | MHz   |
| F <sub>TX_SERDES_CLK</sub> | Transmit serializer/<br>deserializer clock | 402.84                                                | 402.84 | N/A | N/A   | N/A | MHz   |
| F <sub>DRP_CLK</sub>       | Dynamic reconfiguration<br>port clock      | 250.00                                                | 250.00 | N/A | N/A   | N/A | MHz   |
| F <sub>CORE_CLK</sub>      | Interlaken core clock                      | 412.50                                                | 412.50 | N/A | N/A   | N/A | MHz   |
| F <sub>LBUS_CLK</sub>      | Interlaken local bus clock                 | 349.52                                                | 349.52 | N/A | N/A   | N/A | MHz   |

# Configuration Switching Characteristics

Table 127: Configuration Switching Characteristics

| Symbol                             | Description                                                                                                       | Speed Grade and<br>V <sub>CCINT</sub> Operating Voltages |       |       |       |       | Units    |
|------------------------------------|-------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|-------|-------|-------|-------|----------|
|                                    |                                                                                                                   | 0.90V                                                    | 0.85V |       | 0.72V |       |          |
|                                    |                                                                                                                   | -3                                                       | -2    | -1    | -2    | -1    |          |
| PL Power-up Timing Characteristics |                                                                                                                   |                                                          |       |       |       |       |          |
| T <sub>PL</sub>                    | PS_PROG_B PL latency.                                                                                             | 7.5                                                      | 7.5   | 7.5   | 7.5   | 7.5   | ms, Max  |
| T <sub>POR</sub>                   | Power-on reset from PL power-on to PL ready to configure (40 ms maximum ramp rate).                               | 65                                                       | 65    | 65    | 65    | 65    | ms, Max  |
|                                    |                                                                                                                   | 0                                                        | 0     | 0     | 0     | 0     | ms, Min  |
|                                    | Power-on reset from PL power-on to PL ready to configure with POR override (2 ms maximum ramp rate).              | 15                                                       | 15    | 15    | 15    | 15    | ms, Max  |
|                                    |                                                                                                                   | 5                                                        | 5     | 5     | 5     | 5     | ms, Min  |
| T <sub>PS_PROG_B</sub>             | PL program pulse width.                                                                                           | 250                                                      | 250   | 250   | 250   | 250   | ns, Min  |
| Internal Configuration Access Port |                                                                                                                   |                                                          |       |       |       |       |          |
| F <sub>ICAPCK</sub>                | Internal configuration access port (ICAPE3).                                                                      | 200                                                      | 200   | 200   | 150   | 150   | MHz, Max |
| DNA Port Switching                 |                                                                                                                   |                                                          |       |       |       |       |          |
| F <sub>DNACK</sub>                 | DNA port frequency (DNA_PORT).                                                                                    | 200                                                      | 200   | 200   | 175   | 175   | MHz, Max |
| STARTUPE3 Ports                    |                                                                                                                   |                                                          |       |       |       |       |          |
| F <sub>CFGMCLK</sub>               | STARTUPE3 CFGMCLK output frequency.                                                                               | 50.00                                                    | 50.00 | 50.00 | 50.00 | 50.00 | MHz, Typ |
| F <sub>CFGMCLKTOL</sub>            | STARTUPE3 CFGMCLK output frequency tolerance.                                                                     | ±15                                                      | ±15   | ±15   | ±15   | ±15   | %, Max   |
| T <sub>DCI_MATCH</sub>             | Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted. | 4                                                        | 4     | 4     | 4     | 4     | ms, Max  |