



Welcome to [E-XFL.COM](#)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™-R5 with CoreSight™, ARM Mali™-400 MP2
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	533MHz, 600MHz, 1.3GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 926K+ Logic Cells
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1760-BBGA, FCBGA
Supplier Device Package	1760-FCBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xczu17eg-2ffvd1760i

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

Symbol	Description	Min	Typ	Max	Units
$V_{CCO}^{(8)}$	Supply voltage for HD I/O banks.	1.140	–	3.400	V
	Supply voltage for HP I/O banks.	0.950	–	1.900	V
$V_{CCAUX_IO}^{(9)}$	Auxiliary I/O supply voltage.	1.746	1.800	1.854	V
$V_{IN}^{(10)}$	I/O input voltage.	-0.200	–	$V_{CCO} + 0.200$	V
$I_{IN}^{(11)}$	Maximum current through any PL or PS pin in a powered or unpowered bank when forward biasing the clamp diode.	–	–	10	mA
GTH or GTY Transceiver					
$V_{MGTAVCC}^{(12)}$	Analog supply voltage for the GTH or GTY transceiver.	0.873	0.900	0.927	V
$V_{MGTAVTT}^{(12)}$	Analog supply voltage for the GTH or GTY transmitter and receiver termination circuits.	1.164	1.200	1.236	V
$V_{MGTVCCAUX}^{(12)}$	Auxiliary analog QPLL voltage supply for the transceivers.	1.746	1.800	1.854	V
$V_{MGTAVTRCAL}^{(12)}$	Analog supply voltage for the resistor calibration circuit of the GTH or GTY transceiver column.	1.164	1.200	1.236	V
VCU					
V_{CCINT_VCU}	Internal supply voltage for the VCU.	0.825	0.850	0.876	V
	For -1LI and -2LE ($V_{CCINT} = 0.72V$) devices: Internal supply voltage for the VCU.	0.825	0.850	0.876	V
	For -3E devices: Internal supply voltage for the VCU.	0.873	0.900	0.927	V

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

Symbol	Description	Min	Typ	Max	Units
PL System Monitor					
V _{CCADC}	PL System Monitor supply relative to GNDADC.	1.746	1.800	1.854	V
V _{REFP}	PL System Monitor externally supplied reference voltage relative to GNDADC.	1.200	1.250	1.300	V
Temperature					
T _j ⁽¹³⁾	Junction temperature operating range for extended (E) temperature devices. ⁽¹⁴⁾	0	–	100	°C
	Junction temperature operating range for industrial (I) temperature devices.	-40	–	100	°C
	Junction temperature operating range for eFUSE programming.	-40	–	125	°C

Notes:

1. All voltages are relative to GND.
2. For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
3. V_{CC_PSINTFP_DDR} must be tied to V_{CC_PSINTFP}.
4. Includes V_{CCO_PSDDR} of 1.2V, 1.35V, 1.5V at ±5% and 1.1V +0.07V/-0.04V depending upon the tolerances required by specific memory standards.
5. Applies to all PS I/O supply banks. Includes V_{CCO_PSI0} of 1.8V, 2.5V, and 3.3V at ±5%.
6. If the battery-backed RAM or RTC is not used, connect V_{CC_PSBATT} to GND or V_{CC_PSAUX}. The V_{CC_PSAUX} maximum of 1.89V is acceptable on an unused V_{CC_PSBATT}.
7. V_{CCINT_IO} must be connected to V_{CCBRAM}.
8. Includes V_{CCO} of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/-5%.
9. V_{CCAUX_IO} must be connected to V_{CCAUX}.
10. The lower absolute voltage specification always applies.
11. A total of 200 mA per bank should not be exceeded.
12. Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
13. Xilinx recommends measuring the T_j of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 69](#) and [Table 124](#)) must be accounted for in your design. For example, when using the PL system monitor with an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T_j (100°C – 3°C = 97°C).
14. Devices labeled with the speed/temperature grade of -2LE normally operate under Extended (E) temperature grade specifications with a maximum junction temperature of 100°C. However, E temperature grade devices can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do at 100°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T_j = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.

Quiescent Supply Current

Table 9: Typical Quiescent Supply Current⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Symbol	Description	Device	Speed Grade and V _{CCINT} Operating Voltages					Units		
			0.90V		0.85V		0.72V			
			-3	-2	-1	-2	-1			
I _{CCINTQ}	Quiescent V _{CCINT} supply current.	XCZU2	N/A	393	393	344	344	mA		
		XCZU3	N/A	393	393	344	344	mA		
		XCZU4	719	684	684	601	601	mA		
		XCZU5	719	684	684	601	601	mA		
		XCZU6	1629	1549	1549	1358	1358	mA		
		XCZU7	1263	1201	1201	1055	1055	mA		
		XCZU9	1629	1549	1549	1358	1358	mA		
		XCZU11	1786	1699	1699	1491	1491	mA		
		XCZU15	1987	1890	1890	1660	1660	mA		
		XCZU17	2728	2594	2594	2275	2275	mA		
		XCZU19	2728	2594	2594	2275	2275	mA		
I _{CCINT_IOQ}	Quiescent V _{CCINT_IO} supply current.	XCZU2	N/A	44	44	44	44	mA		
		XCZU3	N/A	44	44	44	44	mA		
		XCZU4	61	59	59	59	59	mA		
		XCZU5	61	59	59	59	59	mA		
		XCZU6	61	59	59	59	59	mA		
		XCZU7	120	115	115	115	115	mA		
		XCZU9	61	59	59	59	59	mA		
		XCZU11	120	115	115	115	115	mA		
		XCZU15	61	59	59	59	59	mA		
		XCZU17	164	158	158	158	158	mA		
		XCZU19	164	158	158	158	158	mA		
I _{CCOQ}	Quiescent V _{CCO} supply current.	All devices	1	1	1	1	1	mA		
I _{CCAUXQ}	Quiescent V _{CCAUX} supply current.	XCZU2	N/A	55	55	55	55	mA		
		XCZU3	N/A	55	55	55	55	mA		
		XCZU4	90	90	90	90	90	mA		
		XCZU5	90	90	90	90	90	mA		
		XCZU6	227	227	227	227	227	mA		
		XCZU7	174	174	174	174	174	mA		
		XCZU9	227	227	227	227	227	mA		
		XCZU11	255	255	255	255	255	mA		
		XCZU15	266	266	266	266	266	mA		
		XCZU17	396	396	396	396	396	mA		
		XCZU19	396	396	396	396	396	mA		

Table 42: Linear Quad-SPI Interface⁽¹⁾

Symbol	Description	Load Conditions ⁽²⁾	Min	Max	Units
Quad-SPI device clock frequency operating at 100 MHz. Loopback enabled. LVC MOS 1.8V I/O standard.					
T _{DCQSPICLK5}	Quad-SPI clock duty cycle.	15 pF	45	55	%
		30 pF	45	55	%
T _{QSPISSSCLK5}	Slave select asserted to next clock edge. ⁽³⁾	15 pF	5.0	—	ns
		30 pF	5.0	—	ns
T _{QSPISCLKSS5}	Clock edge to slave select deasserted.	15 pF	5.0	—	ns
		30 pF	5.0	—	ns
T _{QSPICKO5}	Clock to output delay, all outputs.	15 pF	3.2	7.4	ns
		30 pF	3.2	7.4	ns
T _{QSPIDCK5}	Setup time, all inputs.	15 pF	2.4	—	ns
		30 pF	2.4	—	ns
T _{QSPICKD5}	Hold time, all inputs.	15 pF	0.0	—	ns
		30 pF	0.0	—	ns
F _{QSPIREFCLK5}	Quad-SPI reference clock frequency.	15 pF	—	200	MHz
		30 pF	—	200	MHz
F _{QSPICLK5}	Quad-SPI device clock frequency.	15 pF	—	100	MHz
		30 pF	—	100	MHz

Notes:

1. The test conditions are configured for the linear Quad-SPI interface at 100 MHz with a 12 mA drive strength and fast slew rate.
2. 30 pF loads are for stacked modes.
3. T_{QSPISSSCLK5} is only valid when two reference clock cycles are programmed between chip select and clock.

PS USB Interface

Table 43: ULPI Interface⁽¹⁾

Symbol	Description	Min	Max	Units
T _{ULPIDCK}	Input setup to ULPI clock, all inputs.	4.5	—	ns
T _{ULPICKD}	Input hold to ULPI clock, all inputs.	0	—	ns
T _{ULPICKO}	ULPI clock to output valid, all outputs.	2.0	8.86	ns
F _{ULPICLK}	ULPI reference clock frequency.	—	60	MHz

Notes:

1. The test conditions are configured to the LVC MOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 45: SD/SDIO Interface⁽¹⁾ (Cont'd)

Symbol	Description	Min	Max	Units
$F_{SDSDRCLK2}$	SDR50 mode device clock frequency.	–	100	MHz
	SDR25 mode device clock frequency.	–	50	MHz
SD/SDIO Interface SDR12				
$T_{DCSDHSCLK3}$	SD device clock duty cycle.	40	60	%
$T_{SDSDRCKO3}$	Clock to output delay, all outputs.	1.0	36.8	ns
$T_{SDSDRCK3}$	Input setup time, all inputs.	24.0	–	ns
$T_{SDSDRCKD3}$	Input hold time, all inputs.	1.5	–	ns
$F_{SDSDRCLK3}$	SDR12 mode device clock frequency.	–	25	MHz
SD/SDIO Interface High-Speed Mode				
$T_{DCSDHSCLK}$	SD device clock duty cycle.	47	53	%
$T_{SDHSCKO}$	Clock to output delay, all outputs. ⁽²⁾	2.2	13.8	ns
$T_{SDHSDIVW}$	Input valid data window. ⁽³⁾	0.35	–	UI
$F_{SDHSCLK}$	High-speed mode SD device clock frequency.	–	50	MHz
SD/SDIO Interface Standard Mode				
$T_{DCSDSCLK}$	SD device clock duty cycle.	45	55	%
T_{SDSCKO}	Clock to output delay, all outputs.	–2.0	4.5	ns
T_{SDSDCK}	Input setup time, all inputs.	2.0	–	ns
T_{SDSCKD}	Input hold time, all inputs.	2.0	–	ns
$F_{SDIDCLK}$	Clock frequency in identification mode.	–	400	KHz
F_{SDSCLK}	Standard SD device clock frequency.	–	19	MHz

Notes:

1. The test conditions SD/SDIO standard mode (default speed mode) use an 8 mA drive strength, fast slew rate, and a 30 pF load. For SD/SDIO high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other SD/SDIO modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

PS eMMC Standard Interface

Table 46: eMMC Standard Interface⁽¹⁾

Symbol	Description	Min	Max	Units
eMMC Standard Interface				
T _{DCEMMCHSCLK}	eMMC clock duty cycle.	45	55	%
T _{E姚MCHSCKO}	Clock to output delay, all outputs.	-2.0	4.5	ns
T _{E姚MCHSDCK}	Input setup time, all inputs.	2.0	-	ns
T _{E姚MCHSCKD}	Input hold time, all inputs.	2.0	-	ns
F _{E姚MCHSCLK}	eMMC clock frequency.	-	25	MHz
eMMC High-Speed SDR Interface				
T _{DCEMMCHSCLK}	eMMC high-speed SDR clock duty cycle.	45	55	%
T _{E姚MCHSCKO}	Clock to output delay, all outputs. ⁽²⁾	3.2	16.8	ns
T _{E姚MCHSDIVW}	Input valid data window. ⁽³⁾	0.4	-	UI
F _{E姚MCHSCLK}	eMMC high speed SDR clock frequency.	-	50	MHz
eMMC High-Speed DDR Interface				
T _{DCEMMCDRCLK}	eMMC high-speed DDR clock duty cycle.	45	55	%
T _{E姚MCDRSCKO1}	Data clock to output delay. ⁽²⁾	2.7	7.3	ns
T _{E姚MCSDRIVW}	Input valid data window. ⁽³⁾	3.5	-	ns
T _{E姚MCDDRCKO2}	Command clock to output delay.	3.2	16	ns
T _{E姚MCDDRCK2}	Command input setup time.	3.9	-	ns
T _{E姚MCDDRCKD2}	Command input hold time.	2.5	-	ns
F _{E姚MCDDRCLK}	eMMC high-speed DDR clock frequency.	-	50	MHz
eMMC HS200 Interface				
T _{DCEMMCHS200CLK}	eMMC HS200 clock duty cycle.	40	60	%
T _{E姚MCHS200CKO}	Clock to output delay, all outputs. ⁽²⁾	1.0	3.4	ns
T _{E姚MCSDRIVW}	Input valid data window. ⁽³⁾	0.4	-	UI
F _{E姚MCHS200CLK}	eMMC HS200 clock frequency.	-	200	MHz

Notes:

1. The test conditions for eMMC standard mode use an 8 mA drive strength, fast slew rate, and a 30 pF load. For eMMC high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other eMMC modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

Programmable Logic (PL) Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Zynq UltraScale+ MPSoC. These values are subject to the same guidelines as the [AC Switching Characteristics, page 22](#). In each table, the I/O bank type is either high performance (HP) or high density (HD).

Table 70: LVDS Component Mode Performance

Description	I/O Bank Type	Speed Grade and V _{CCINT} Operating Voltages										Units	
		0.90V		0.85V				0.72V					
		-3		-2		-1		-2		-1			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
LVDS TX DDR (OSERDES 4:1, 8:1)	HP	0	1250	0	1250	0	1250	0	1250	0	1250	Mb/s	
LVDS TX SDR (OSERDES 2:1, 4:1)	HP	0	625	0	625	0	625	0	625	0	625	Mb/s	
LVDS RX DDR (ISERDES 1:4, 1:8) ⁽¹⁾	HP	0	1250	0	1250	0	1250	0	1250	0	1250	Mb/s	
LVDS RX DDR	HD	0	250	0	250	0	250	0	250	0	250	Mb/s	
LVDS RX SDR (ISERDES 1:2, 1:4) ⁽¹⁾	HP	0	625	0	625	0	625	0	625	0	625	Mb/s	
LVDS RX SDR	HD	0	125	0	125	0	125	0	125	0	125	Mb/s	

Notes:

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 71: LVDS Native Mode Performance⁽¹⁾⁽²⁾

Description	DATA_WIDTH	I/O Bank Type	Speed Grade and V _{CCINT} Operating Voltages										Units	
			0.90V		0.85V				0.72V					
			-3 ⁽³⁾		-2 ⁽³⁾		-1		-2 ⁽³⁾		-1			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
LVDS TX DDR (TX_BITSLICE)	4	HP	375	1600	375	1600	375	1260	375	1400	375	1260	Mb/s	
	8		375	1600	375	1600	375	1260	375	1600	375	1260	Mb/s	
LVDS TX SDR (TX_BITSLICE)	4	HP	187.5	800	187.5	800	187.5	630	187.5	700	187.5	630	Mb/s	
	8		187.5	800	187.5	800	187.5	630	187.5	800	187.5	630	Mb/s	
LVDS RX DDR (RX_BITSLICE) ⁽⁴⁾	4	HP	375	1600	375	1600	375	1260	375	1400	375	1260	Mb/s	
	8		375	1600	375	1600	375	1260	375	1600	375	1260	Mb/s	
LVDS RX SDR (RX_BITSLICE) ⁽⁴⁾	4	HP	187.5	800	187.5	800	187.5	630	187.5	700	187.5	630	Mb/s	
	8		187.5	800	187.5	800	187.5	630	187.5	800	187.5	630	Mb/s	

Notes:

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY_MODE = VCO_HALF the minimum frequency is $\text{PLL_FVCOMIN}/2$.
3. In the SBVA484 package, the maximum data rate is 1260 Mb/s for DDR interfaces and 630 Mb/s for SDR interfaces.
4. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 74: Maximum Physical Interface (PHY) Rate for Memory Interfaces (Cont'd)

Memory Standard	Package ⁽¹⁾	DRAM Type	Speed Grade and V _{CCINT} Operating Voltages					Units		
			0.90V		0.85V		0.72V			
			-3	-2	-1	-2	-1			
DDR3L	All FFV packages and FBVB900	Single rank component	1866	1866	1866	1866	1600	Mb/s		
		1 rank DIMM ⁽²⁾⁽³⁾	1600	1600	1600	1600	1333	Mb/s		
		2 rank DIMM ⁽²⁾⁽⁵⁾	1333	1333	1333	1333	1066	Mb/s		
		4 rank DIMM ⁽²⁾⁽⁶⁾	800	800	800	800	606	Mb/s		
	SFVC784	Single rank component	1600	1600	1600	1600	1600	Mb/s		
		1 rank DIMM ⁽²⁾⁽³⁾	1600	1600	1600	1600	1333	Mb/s		
		2 rank DIMM ⁽²⁾⁽⁵⁾	1333	1333	1333	1333	1066	Mb/s		
		4 rank DIMM ⁽²⁾⁽⁶⁾	800	800	800	800	606	Mb/s		
QDR II+	All	Single rank component ⁽⁷⁾	633	633	600	600	550	MHz		
RLDRAM 3	All FFV packages and FBVB900	Single rank component	1200	1200	1066	1066	933	MHz		
	SFVC784	Single rank component	1066	1066	933	933	800	MHz		
QDR IV XP	All	Single rank component	1066	1066	1066	933	933	MHz		
LPDDR3	All	Single rank component	1600	1600	1600	1600	1600	Mb/s		

Notes:

1. The SBVA484 and SFVA625 packages do not support the PL memory interfaces.
2. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.
3. Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.
4. For the DDR4 DDP components at -3 and -2 speed grades and V_{CCINT} = 0.85V, the maximum data rate is 2133 Mb/s for six or more DDP devices. For five or less DDP devices, use the single rank DIMM data rates for the -3 and -2 speed grades at 0.85V.
5. Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.
6. Includes: 2 rank 2 slot, 4 rank 1 slot.
7. The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.

Table 78: Input Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	$V_L^{(1)(2)}$	$V_H^{(1)(2)}$	$V_{MEAS}^{(1)(4)(6)}$	$V_{REF}^{(1)(3)(5)}$
SUB_LVDS, 1.8V	SUB_LVDS	0.9 – 0.125	0.9 + 0.125	0 ⁽⁶⁾	–
SLVS, 1.8V	SLVS_400_18	0.9 – 0.125	0.9 + 0.125	0 ⁽⁶⁾	–
SLVS, 2.5V	SLVS_400_25	1.25 – 0.125	1.25 + 0.125	0 ⁽⁶⁾	–
LVPECL, 2.5V	LVPECL	1.25 – 0.125	1.25 + 0.125	0 ⁽⁶⁾	–
MIPI D-PHY (high speed) 1.2V	MIPI_DPHY_DCI_HS	0.2 – 0.125	0.2 + 0.125	0 ⁽⁶⁾	–
MIPI D-PHY (low power) 1.2V	MIPI_DPHY_DCI_LP	0.715 – 0.2	0.715 + 0.2	0 ⁽⁶⁾	–

Notes:

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between V_L and V_H .
3. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the V_{REF}/V_{MEAS} parameters found in IBIS models and/or noted in Figure 1.
6. The value given is the differential input voltage.

PLL Switching Characteristics

Table 86: PLL Specification⁽¹⁾

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages					Units	
		0.90V	0.85V	0.72V				
		-3	-2	-1	-2	-1		
PLL_F _{INMAX}	Maximum input clock frequency.	1066	933	800	933	800	MHz	
PLL_F _{INMIN}	Minimum input clock frequency.	70	70	70	70	70	MHz	
PLL_F _{INJITTER}	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max						
PLL_F _{INDUTY}	Input duty cycle range: 70–399 MHz.	35–65					%	
	Input duty cycle range: 400–499 MHz.	40–60					%	
	Input duty cycle range: >500 MHz.	45–55					%	
PLL_F _{VCOMIN}	Minimum PLL VCO frequency.	750	750	750	750	750	MHz	
PLL_F _{VCOMAX}	Maximum PLL VCO frequency.	1500	1500	1500	1500	1500	MHz	
PLL_T _{STATPHAOFFSET}	Static phase offset of the PLL outputs. ⁽²⁾	0.12	0.12	0.12	0.12	0.12	ns	
PLL_T _{OUTJITTER}	PLL output jitter.	Note 3						
PLL_T _{OUTDUTY}	PLL CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B duty-cycle precision. ⁽⁴⁾	0.165	0.20	0.20	0.20	0.20	ns	
PLL_T _{LOCKMAX}	PLL maximum lock time.	100					μs	
PLL_F _{OUTMAX}	PLL maximum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B.	891	775	667	725	667	MHz	
	PLL maximum output frequency at CLKOUTPHY.	2667	2667	2400	2400	2133	MHz	
PLL_F _{OUTMIN}	PLL minimum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B. ⁽⁵⁾	5.86	5.86	5.86	5.86	5.86	MHz	
	PLL minimum output frequency at CLKOUTPHY.	2 x VCO mode: 1500, 1 x VCO mode: 750 0.5 x VCO mode: 375					MHz	
PLL_RST _{MINPULSE}	Minimum reset pulse width.	5.00	5.00	5.00	5.00	5.00	ns	
PLL_F _{PFDMAX}	Maximum frequency at the phase frequency detector.	667.5	667.5	667.5	667.5	667.5	MHz	
PLL_F _{PFDMIN}	Minimum frequency at the phase frequency detector.	70	70	70	70	70	MHz	
PLL_F _{BANDWIDTH}	PLL bandwidth at typical.	14	14	14	14	14	MHz	
PLL_F _{DPRCLK_MAX}	Maximum DRP clock frequency	250	250	250	250	250	MHz	

Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the loop filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.

Table 91: Global Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard.⁽¹⁾⁽²⁾⁽³⁾									
$T_{PSMMCMCC_ZU2}$	Global clock input and input flip-flop (or latch) with MMCM.	Setup Hold	XCZU2	N/A	1.83	1.96	2.29	2.48	ns
$T_{PHMMCMCC_ZU2}$					-0.19	-0.19	0.13	0.13	ns
$T_{PSMMCMCC_ZU3}$		Setup Hold	XCZU3	N/A	1.83	1.96	2.29	2.48	ns
$T_{PHMMCMCC_ZU3}$					-0.19	-0.19	0.13	0.13	ns
$T_{PSMMCMCC_ZU4}$		Setup Hold	XCZU4	1.96	1.96	2.10	2.49	2.59	ns
$T_{PHMMCMCC_ZU4}$					-0.12	-0.12	-0.12	0.27	0.48
$T_{PSMMCMCC_ZU5}$		Setup Hold	XCZU5	1.96	1.96	2.10	2.49	2.59	ns
$T_{PHMMCMCC_ZU5}$					-0.12	-0.12	-0.12	0.27	0.48
$T_{PSMMCMCC_ZU6}$		Setup Hold	XCZU6	1.97	2.00	2.12	2.26	2.44	ns
$T_{PHMMCMCC_ZU6}$					-0.11	-0.11	-0.11	0.16	0.18
$T_{PSMMCMCC_ZU7}$		Setup Hold	XCZU7	1.91	1.91	2.02	2.45	2.70	ns
$T_{PHMMCMCC_ZU7}$					-0.14	-0.14	-0.14	0.37	0.38
$T_{PSMMCMCC_ZU9}$		Setup Hold	XCZU9	1.97	2.00	2.12	2.26	2.44	ns
$T_{PHMMCMCC_ZU9}$					-0.11	-0.11	-0.11	0.16	0.18
$T_{PSMMCMCC_ZU11}$		Setup Hold	XCZU11	2.08	2.08	2.23	2.59	2.75	ns
$T_{PHMMCMCC_ZU11}$					-0.08	-0.08	0.04	0.35	0.74
$T_{PSMMCMCC_ZU15}$		Setup Hold	XCZU15	1.96	1.99	2.12	2.26	2.44	ns
$T_{PHMMCMCC_ZU15}$					-0.10	-0.10	-0.10	0.17	0.19
$T_{PSMMCMCC_ZU17}$		Setup Hold	XCZU17	1.89	1.89	2.03	2.36	2.55	ns
$T_{PHMMCMCC_ZU17}$					-0.16	-0.16	-0.16	0.31	0.34
$T_{PSMMCMCC_ZU19}$		Setup Hold	XCZU19	1.89	1.89	2.03	2.36	2.55	ns
$T_{PHMMCMCC_ZU19}$					-0.16	-0.16	-0.16	0.31	0.34

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 93: Package Skew

Symbol	Description	Device	Package	Value	Units
PKGSKEW	Package Skew	XCZU2	SBVA484	105	ps
			SFVA625	108	ps
			SFVC784	93	ps
		XCZU3	SBVA484	105	ps
			SFVA625	108	ps
			SFVC784	93	ps
		XCZU4	SFVC784		ps
			FBVB900		ps
		XCZU5	SFVC784		ps
			FBVB900		ps
		XCZU6	FFVC900	119	ps
			FFVB1156	134	ps
		XCZU7	FBVB900	141	ps
			FFVC1156	175	ps
			FFVF1517	305	ps
		XCZU9	FFVC900	119	ps
			FFVB1156	134	ps
		XCZU11	FFVC1156		ps
			FFVB1517		ps
			FFVF1517		ps
			FFVC1760	215	ps
		XCZU15	FFVC900	118	ps
			FFVB1156	132	ps
		XCZU17	FFVB1517	221	ps
			FFVC1760	226	ps
			FFVD1760	178	ps
			FFVE1924	174	ps
		XCZU19	FFVB1517	221	ps
			FFVC1760	226	ps
			FFVD1760	178	ps
			FFVE1924	174	ps

Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- Package delay information is available for these device/package combinations. This information can be used to deskew the package.

GTH Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further information.

Table 97: GTH Transceiver Performance

Symbol	Description	Output Divider	Speed Grade and V _{CCINT} Operating Voltages								Units	
			0.90V		0.85V			0.72V				
			-3	-2	-1	-2	-1					
F _{GTHMAX}	GTH maximum line rate.		16.375 ⁽¹⁾	16.375 ⁽¹⁾	12.5	12.5	10.3125	Gb/s				
F _{GTHMIN}	GTH minimum line rate.		0.5	0.5	0.5	0.5	0.5	Gb/s				
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{GTHCRANGE}	CPLL line rate range ⁽²⁾ .	1	4	12.5	4	12.5	4	8.5	4	8.5	Gb/s	
		2	2	6.25	2	6.25	2	4.25	2	4.25	Gb/s	
		4	1	3.125	1	3.125	1	2.125	1	2.125	Gb/s	
		8	0.5	1.5625	0.5	1.5625	0.5	1.0625	0.5	1.0625	Gb/s	
		16					N/A				Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{GTHQRANGE1}	QPLL0 line rate range ⁽³⁾ .	1	9.8	16.375	9.8	16.375	9.8	12.5	9.8	12.5	10.3125 Gb/s	
		2	4.9	8.1875	4.9	8.1875	4.9	8.15	4.9	8.1875	4.9 8.15 Gb/s	
		4	2.45	4.0938	2.45	4.0938	2.45	4.075	2.45	4.0938	2.45 4.075 Gb/s	
		8	1.225	2.0469	1.225	2.0469	1.225	2.0375	1.225	2.0469	1.225 2.0375 Gb/s	
		16	0.6125	1.0234	0.6125	1.0234	0.6125	1.0188	0.6125	1.0234	0.6125 1.0188 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{GTHQRANGE2}	QPLL1 line rate range ⁽⁴⁾ .	1	8.0	13.0	8.0	13.0	8.0	12.5	8.0	12.5	10.3125 Gb/s	
		2	4.0	6.5	4.0	6.5	4.0	6.5	4.0	6.5	4.0 6.5 Gb/s	
		4	2.0	3.25	2.0	3.25	2.0	3.25	2.0	3.25	2.0 3.25 Gb/s	
		8	1.0	1.625	1.0	1.625	1.0	1.625	1.0	1.625	1.0 1.625 Gb/s	
		16	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5 0.8125 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{CPLL RANGE}	CPLL frequency range.	2	6.25	2	6.25	2	4.25	2	4.25	2	4.25 GHz	
F _{QPLL0 RANGE}	QPLL0 frequency range.	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375 GHz	
F _{QPLL1 RANGE}	QPLL1 frequency range.	8	13	8	13	8	13	8	13	8	13 GHz	

Notes:

1. GTH transceiver line rates in the SFVC784 package support data rates up to 12.5 Gb/s.
2. The values listed are the rounded results of the calculated equation (2 x CPLL_Frequency)/Output_Divider.
3. The values listed are the rounded results of the calculated equation (QPLL0_Frequency)/Output_Divider.
4. The values listed are the rounded results of the calculated equation (QPLL1_Frequency)/Output_Divider.

Table 98: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Speed Grades	Units
F _{GTHDRPCLK}	GTHDRPCLK maximum frequency.	250	MHz

Table 99: GTH Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F _{GCLK}	Reference clock frequency range.		60	—	820	MHz
T _{RCLK}	Reference clock rise time.	20% – 80%	—	200	—	ps
T _{FCLK}	Reference clock fall time.	80% – 20%	—	200	—	ps
T _{DCREF}	Reference clock duty cycle.	Transceiver PLL only	40	50	60	%

Table 100: GTH Transceiver Reference Clock Oscillator Selection Phase Noise Mask

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
QPLL _{REFCLKMASK} ⁽¹⁾⁽²⁾	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-105	dBc/Hz
		100 kHz	—	—	-124	
		1 MHz	—	—	-130	
CPLL _{REFCLKMASK} ⁽¹⁾⁽²⁾	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-105	dBc/Hz
		100 kHz	—	—	-124	
		1 MHz	—	—	-130	
		50 MHz	—	—	-140	

Notes:

- For reference clock frequencies other than 312.5 MHz, adjust the phase-noise mask values by $20 \times \log(N/312.5)$ where N is the new reference clock frequency in MHz.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 101: GTH Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T _{LOCK}	Initial PLL lock.		—	—	1	ms
T _{DLOCK}	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	37×10^6	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	2.3×10^6	UI

Table 102: GTH Transceiver User Clock Switching Characteristics⁽¹⁾

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and V _{CCINT} Operating Voltages					Units
				0.90V	0.85V		0.72V		
		Internal Logic	Interconnect Logic	-3 ⁽²⁾	-2 ⁽²⁾⁽³⁾	-1 ⁽⁴⁾⁽⁵⁾	-2 ⁽³⁾	-1 ⁽⁵⁾	
F _{TXOUTPMA}	TXOUTCLK maximum frequency sourced from OUTCLKPMA			511.719	511.719	390.625	390.625	322.266	MHz
F _{RXOUTPMA}	RXOUTCLK maximum frequency sourced from OUTCLKPMA			511.719	511.719	390.625	390.625	322.266	MHz

Table 103: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTHTX}	Serial data rate range		0.500	–	F _{GTHMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	–	21	–	ps
T _{FTX}	TX fall time	80%–20%	–	21	–	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		–	–	500.00	ps
T _{J16.375}	Total jitter ⁽²⁾⁽⁴⁾	16.375 Gb/s	–	–	0.28	UI
D _{J16.375}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J15.0}	Total jitter ⁽²⁾⁽⁴⁾	15.0 Gb/s	–	–	0.28	UI
D _{J15.0}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J14.1}	Total jitter ⁽²⁾⁽⁴⁾	14.1 Gb/s	–	–	0.28	UI
D _{J14.1}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J14.1}	Total jitter ⁽²⁾⁽⁴⁾	14.025 Gb/s	–	–	0.28	UI
D _{J14.1}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J13.1}	Total jitter ⁽²⁾⁽⁴⁾	13.1 Gb/s	–	–	0.28	UI
D _{J13.1}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J12.5_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	12.5 Gb/s	–	–	0.28	UI
D _{J12.5_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J12.5_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	12.5 Gb/s	–	–	0.33	UI
D _{J12.5_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J11.3_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	11.3 Gb/s	–	–	0.28	UI
D _{J11.3_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J10.3125_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	10.3125 Gb/s	–	–	0.28	UI
D _{J10.3125_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J10.3125_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	10.3125 Gb/s	–	–	0.33	UI
D _{J10.3125_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J9.953_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	9.953 Gb/s	–	–	0.28	UI
D _{J9.953_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J9.953_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	9.953 Gb/s	–	–	0.33	UI
D _{J9.953_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J8.0}	Total jitter ⁽³⁾⁽⁴⁾	8.0 Gb/s	–	–	0.32	UI
D _{J8.0}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J6.6}	Total jitter ⁽³⁾⁽⁴⁾	6.6 Gb/s	–	–	0.30	UI
D _{J6.6}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI
T _{J5.0}	Total jitter ⁽³⁾⁽⁴⁾	5.0 Gb/s	–	–	0.30	UI
D _{J5.0}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI
T _{J4.25}	Total jitter ⁽³⁾⁽⁴⁾	4.25 Gb/s	–	–	0.30	UI
D _{J4.25}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI
T _{J4.0}	Total jitter ⁽³⁾⁽⁴⁾	4.0 Gb/s	–	–	0.32	UI
D _{J4.0}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.16	UI
T _{J3.20}	Total jitter ⁽³⁾⁽⁴⁾	3.20 Gb/s ⁽⁵⁾	–	–	0.20	UI
D _{J3.20}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.10	UI

Table 110: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Speed Grades			Units
$F_{GTYDRPCLK}$	GTYDRPCLK maximum frequency.	250			MHz

Table 111: GTY Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F_{GCLK}	Reference clock frequency range.		60	—	820	MHz
T_{RCLK}	Reference clock rise time.	20% – 80%	—	200	—	ps
T_{FCLK}	Reference clock fall time.	80% – 20%	—	200	—	ps
T_{DCREF}	Reference clock duty cycle.	Transceiver PLL only	40	50	60	%

Table 112: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask⁽¹⁾

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
$QPLL_{REFCLKMASK}$	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	—	—	-112	dBc/Hz
		100 kHz	—	—	-128	
		1 MHz	—	—	-145	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-103	dBc/Hz
		100 kHz	—	—	-123	
		1 MHz	—	—	-143	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	—	—	-98	dBc/Hz
		100 kHz	—	—	-117	
		1 MHz	—	—	-140	
$CPLL_{REFCLKMASK}$	CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	—	—	-112	dBc/Hz
		100 kHz	—	—	-128	
		1 MHz	—	—	-145	
		50 MHz	—	—	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-103	dBc/Hz
		100 kHz	—	—	-123	
		1 MHz	—	—	-143	
		50 MHz	—	—	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	—	—	-98	dBc/Hz
		100 kHz	—	—	-117	
		1 MHz	—	—	-140	
		50 MHz	—	—	-144	

Notes:

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 119: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages								Units	
		0.90V		0.85V			0.72V				
		-3 ⁽¹⁾	-2 ⁽¹⁾	-1	-2	-1					
F _{RX_SERDES_CLK}	Receive serializer/deserializer clock	440.79	440.79	N/A	402.84	N/A				MHz	
F _{TX_SERDES_CLK}	Transmit serializer/deserializer clock	440.79	440.79	N/A	402.84	N/A				MHz	
F _{DRP_CLK}	Dynamic reconfiguration port clock	250.00	250.00	N/A	250.00	N/A				MHz	
		Min ⁽²⁾	Max	Min ⁽²⁾	Max	Min	Max	Min ⁽²⁾	Max	Min Max	
F _{CORE_CLK}	Interlaken core clock	412.50 ⁽³⁾	479.20	412.50 ⁽³⁾	479.20	N/A	412.50	429.69	N/A	MHz	
F _{LBUS_CLK}	Interlaken local bus clock	300.00 ⁽⁴⁾	349.52	300.00 ⁽⁴⁾	349.52	N/A	300.00	349.52	N/A	MHz	

Notes:

1. 6 x 28.21 mode is only supported in the -2 (V_{CCINT}=0.85V) and -3 (V_{CCINT}=0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

Table 120: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages						Units		
		0.90V		0.85V			0.72V			
		-3	-2	-1	-2	-1				
F _{RX_SERDES_CLK}	Receive serializer/deserializer clock	402.84	402.84	N/A	N/A	N/A	N/A	MHz		
F _{TX_SERDES_CLK}	Transmit serializer/deserializer clock	402.84	402.84	N/A	N/A	N/A	N/A	MHz		
F _{DRP_CLK}	Dynamic reconfiguration port clock	250.00	250.00	N/A	N/A	N/A	N/A	MHz		
F _{CORE_CLK}	Interlaken core clock	412.50	412.50	N/A	N/A	N/A	N/A	MHz		
F _{LBUS_CLK}	Interlaken local bus clock	349.52	349.52	N/A	N/A	N/A	N/A	MHz		

Configuration Switching Characteristics

Table 127: Configuration Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3	-2	-1	-2	-1		
PL Power-up Timing Characteristics								
T _{PL}	PS_PROG_B PL latency.	7.5	7.5	7.5	7.5	7.5	ms, Max	
T _{POR}	Power-on reset from PL power-on to PL ready to configure (40 ms maximum ramp rate).	65	65	65	65	65	ms, Max	
		0	0	0	0	0	ms, Min	
T _{PS_PROG_B}	Power-on reset from PL power-on to PL ready to configure with POR override (2 ms maximum ramp rate).	15	15	15	15	15	ms, Max	
		5	5	5	5	5	ms, Min	
T _{PS_PROG_B}	PL program pulse width.	250	250	250	250	250	ns, Min	
Internal Configuration Access Port								
F _{ICAPCK}	Internal configuration access port (ICAPE3).	200	200	200	150	150	MHz, Max	
DNA Port Switching								
F _{DNACK}	DNA port frequency (DNA_PORT).	200	200	200	175	175	MHz, Max	
STARTUPE3 Ports								
F _{CFGMCLK}	STARTUPE3 CFGMCLK output frequency.	50.00	50.00	50.00	50.00	50.00	MHz, Typ	
F _{CFGMCLKTOL}	STARTUPE3 CFGMCLK output frequency tolerance.	±15	±15	±15	±15	±15	%, Max	
T _{DCI_MATCH}	Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted.	4	4	4	4	4	ms, Max	