



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™, ARM Mali™ -400 MP2 |
| Flash Size | - |
| RAM Size | 256KB |
| Peripherals | DMA, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed | 500MHz, 600MHz, 1.2GHz |
| Primary Attributes | Zynq@UltraScale+™ FPGA, 1143K+ Logic Cells |
| Operating Temperature | -40°C ~ 100°C (Tj) |
| Package / Case | 1760-BBGA, FCBGA |
| Supplier Device Package | 1760-FCBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xczu19eg-1ffvd1760i |

Table 11: Power Supply Ramp Time (Cont'd)

| Symbol | Description | Min | Max | Units |
|--------------------------|---|-----|-----|-------|
| $T_{V_{CCO_PSDDR}}$ | Ramp time from GND to 95% of V_{CCO_PSDDR} . | 0.2 | 40 | ms |
| $T_{V_{CC_PSDDR_PLL}}$ | Ramp time from GND to 95% of $V_{CC_PSDDR_PLL}$. | 0.2 | 40 | ms |
| $T_{V_{CCO_PSIO}}$ | Ramp time from GND to 95% of V_{CCO_PSIO} . | 0.2 | 40 | ms |

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

PS I/O Levels

 Table 12: PS MIO and CONFIG DC Input and Output Levels⁽¹⁾

| I/O Standard | V_{IL} | | V_{IH} | | V_{OL} | V_{OH} | I_{OL} | I_{OH} |
|--------------|----------|---------------------|---------------------|------------------------|----------|------------------------|----------|----------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA | mA |
| LVC MOS33 | -0.300 | 0.800 | 2.000 | V_{CCO_PSIO} | 0.40 | 2.40 | 12 | -12 |
| LVC MOS25 | -0.300 | 0.700 | 1.700 | $V_{CCO_PSIO} + 0.30$ | 0.70 | 1.70 | 12 | -12 |
| LVC MOS18 | -0.300 | 35% V_{CCO_PSIO} | 65% V_{CCO_PSIO} | $V_{CCO_PSIO} + 0.30$ | 0.45 | $V_{CCO_PSIO} - 0.45$ | 12 | -12 |

Notes:

1. Tested according to relevant specifications.

 Table 13: PS DDR DC Input and Output Levels⁽¹⁾

| DDR Standard | V_{IL} | | V_{IH} | | V_{OL} ⁽²⁾ | V_{OH} ⁽²⁾ | I_{OL} | I_{OH} |
|--------------|----------|-------------------|-------------------|------------------|-------------------------------------|-------------------------------------|----------|----------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA | mA |
| DDR4 | 0.000 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | V_{CCO_PSDDR} | $0.8 \times V_{CCO_PSDDR} - 0.150$ | $0.8 \times V_{CCO_PSDDR} + 0.150$ | 10 | -0.1 |
| LPDDR4 | 0.000 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | V_{CCO_PSDDR} | $0.3 \times V_{CCO_PSDDR} - 0.150$ | $0.3 \times V_{CCO_PSDDR} + 0.150$ | 0.1 | -10 |
| DDR3 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | V_{CCO_PSDDR} | $0.5 \times V_{CCO_PSDDR} - 0.175$ | $0.5 \times V_{CCO_PSDDR} + 0.175$ | 8 | -8 |
| LPDDR3 | 0.000 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | V_{CCO_PSDDR} | $0.5 \times V_{CCO_PSDDR} - 0.150$ | $0.5 \times V_{CCO_PSDDR} + 0.150$ | 8 | -8 |
| DDR3L | -0.300 | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | V_{CCO_PSDDR} | $0.5 \times V_{CCO_PSDDR} - 0.150$ | $0.5 \times V_{CCO_PSDDR} + 0.150$ | 8 | -8 |

Notes:

1. Tested according to relevant specifications.
2. DDR4 V_{OL}/V_{OH} specifications are only applicable for DQ/DQS pins.

PL I/O Levels

 Table 14: SelectIO DC Input and Output Levels For HD I/O Banks⁽¹⁾⁽²⁾⁽³⁾

| I/O Standard | V _{IL} | | V _{IH} | | V _{OL} | V _{OH} | I _{OL} | I _{OH} |
|---------------------------------|-----------------|--------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA | mA |
| HSTL_I | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 8.0 | -8.0 |
| HSTL_I_18 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 8.0 | -8.0 |
| HSUL_12 | -0.300 | V _{REF} - 0.130 | V _{REF} + 0.130 | V _{CCO} + 0.300 | 20% V _{CCO} | 80% V _{CCO} | 0.1 | -0.1 |
| LVC MOS12 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | Note 4 | Note 4 |
| LVC MOS15 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVC MOS18 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVC MOS25 | -0.300 | 0.700 | 1.700 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | Note 5 | Note 5 |
| LVC MOS33 | -0.300 | 0.800 | 2.000 | 3.400 | 0.400 | V _{CCO} - 0.400 | Note 5 | Note 5 |
| LV TTL | -0.300 | 0.800 | 2.000 | 3.400 | 0.400 | 2.400 | Note 5 | Note 5 |
| SSTL12 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 14.25 | -14.25 |
| SSTL135 | -0.300 | V _{REF} - 0.090 | V _{REF} + 0.090 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 8.9 | -8.9 |
| SSTL135_II | -0.300 | V _{REF} - 0.090 | V _{REF} + 0.090 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 13.0 | -13.0 |
| SSTL15 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.175 | V _{CCO} /2 + 0.175 | 8.9 | -8.9 |
| SSTL15_II | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.175 | V _{CCO} /2 + 0.175 | 13.0 | -13.0 |
| SSTL18_I | -0.300 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.470 | V _{CCO} /2 + 0.470 | 8.0 | -8.0 |
| SSTL18_II | -0.300 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.600 | V _{CCO} /2 + 0.600 | 13.4 | -13.4 |
| MIPI_DPHY_DCI_LP ⁽⁶⁾ | -0.300 | 0.550 | 0.880 | V _{CCO} + 0.300 | 0.050 | 1.100 | 0.01 | -0.01 |

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
3. POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
4. Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
5. Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.
6. Low-power option for MIPI_DPHY_DCI.

Table 37: PS Reset Assertion Timing Requirements

| Symbol | Description | Min | Typ | Max | Units |
|--------------------|--|-----|-----|-----|-------------------------|
| T _{PSPOR} | Required PS_POR_B assertion time. ⁽¹⁾ | 10 | – | – | μs |
| T _{PSRST} | Required PS_SRST_B assertion time. | 3 | – | – | PS_REF_CLK Clock Cycles |

Notes:

- PS_POR_B must be asserted Low at power-up and continue to be asserted for a duration of T_{PSPOR} after all the PS supply voltages reach minimum levels. PS_POR_B must be asserted Low for the duration of T_{POR} when the PS and PL power-up at the same time and the application uses both the PS and PL after power-up.

Table 38: PS Clocks Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|---------------------------------|------------------------------------|-------------|-----|-----|-------|
| | | -3 | -2 | -1 | |
| F _{TOPSW_MAINMAX} | TOPSW_MAIN maximum frequency. | 600 | 533 | 533 | MHz |
| F _{TOPSW_LSBUSMAX} | TOPSW_LSBUS maximum frequency. | 100 | 100 | 100 | MHz |
| F _{GDMAMAX} | FPD-DMA maximum frequency. | 600 | 600 | 600 | MHz |
| F _{DPDMAMAX} | DisplayPort DMA maximum frequency. | 600 | 600 | 600 | MHz |
| F _{LPD_SWITCH_CTRLMAX} | LPD_SWITCH_CTRL maximum frequency. | 600 | 500 | 500 | MHz |
| F _{LPD_LSBUS_CTRLMAX} | LPD_LSBUS_CTRL maximum frequency. | 100 | 100 | 100 | MHz |
| F _{ADMAMAX} | LPD-DMA maximum frequency. | 600 | 500 | 500 | MHz |
| F _{APLL_TO_LPDMAX} | APLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{DPDLL_TO_LPDMAX} | DPDLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{VPDLL_TO_LPDMAX} | VPDLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{IOPLL_TO_LPDMAX} | IOPLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{RPLL_TO_FPDMAX} | RPLL_TO_FPD maximum frequency. | 533 | 533 | 533 | MHz |

PS Configuration

Table 39: Processor Configuration Access Port Switching Characteristics

| Symbol | Description | Speed Grade and V_{CCINT} Operating Voltages | | | | | Units |
|--------------|---|--|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| F_{PCAPCK} | Maximum processor configuration access port (PCAP) frequency. | 200 | 200 | 200 | 150 | 150 | MHz |

Table 40: Boundary-Scan Port Switching Characteristics

| Symbol | Description | Speed Grade and V_{CCINT} Operating Voltages | | | | | Units |
|-------------------------|---------------------------------|--|---------|---------|---------|---------|---------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| F_{TCK} | JTAG clock maximum frequency. | 25 | 25 | 25 | 15 | 15 | MHz |
| T_{TAPTCK}/T_{TCKTAP} | TMS and TDI setup and hold. | 4.0/2.0 | 4.0/2.0 | 4.0/2.0 | 5.0/2.0 | 5.0/2.0 | ns, Min |
| T_{TCKTDO} | TCK falling edge to TDO output. | 16.1 | 16.1 | 16.1 | 24 | 24 | ns, Max |

Notes:

- The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength.

PS Interface Specifications

PS Quad-SPI Controller Interface

Table 41: Generic Quad-SPI Interface⁽¹⁾

| Symbol | Description | Load Conditions ⁽²⁾ | Min | Max | Units |
|--|---|--------------------------------|-----|-----|-------|
| Quad-SPI device clock frequency operating at 150 MHz. Loopback enabled. LVCMOS 1.8V I/O standard. | | | | | |
| T _{DCQSPICLK1} | Quad-SPI clock duty cycle. | 15 pF | 45 | 55 | % |
| T _{QSPISSSCLK1} | Slave select asserted to next clock edge. | 15 pF | 5.0 | – | ns |
| T _{QSPISCLKSS1} | Clock edge to slave select deasserted. | 15 pF | 5.0 | – | ns |
| T _{QSPICKO1} | Clock to output delay, all outputs. | 15 pF | 2.9 | 4.5 | ns |
| T _{QSPIDCK1} | Setup time, all inputs. | 15 pF | 0.9 | – | ns |
| T _{QSPICKD1} | Hold time, all inputs. | 15 pF | 1.0 | – | ns |
| F _{QSPICLK1} | Quad-SPI device clock frequency. | 15 pF | – | 150 | MHz |
| F _{QSPIREFCLK1} | Quad-SPI reference clock frequency. | 15 pF | – | 300 | MHz |
| Quad-SPI device clock frequency operating at 100 MHz. Loopback enabled. LVCMOS 1.8V I/O standard. | | | | | |
| T _{DCQSPICLK2} | Quad-SPI clock duty cycle. | 15 pF | 45 | 55 | % |
| | | 30 pF | 45 | 55 | % |
| T _{QSPISSSCLK2} | Slave select asserted to next clock edge. | 15 pF | 5.0 | – | ns |
| | | 30 pF | 5.0 | – | ns |
| T _{QSPISCLKSS2} | Clock edge to slave select deasserted. | 15 pF | 5.0 | – | ns |
| | | 30 pF | 5.0 | – | ns |
| T _{QSPICKO2} | Clock to output delay, all outputs. | 15 pF | 3.2 | 7.4 | ns |
| | | 30 pF | 3.2 | 7.4 | ns |
| T _{QSPIDCK2} | Setup time, all inputs. | 15 pF | 2.3 | – | ns |
| | | 30 pF | 2.3 | – | ns |
| T _{QSPICKD2} | Hold time, all inputs. | 15 pF | 0.0 | – | ns |
| | | 30 pF | 0.0 | – | ns |
| F _{QSPICLK2} | Quad-SPI device clock frequency. | 15 pF | – | 100 | MHz |
| | | 30 pF | – | 100 | MHz |
| F _{QSPIREFCLK2} | Quad-SPI reference clock frequency. | 15 pF | – | 200 | MHz |
| | | 30 pF | – | 200 | MHz |

Notes:

1. The test conditions are configured for the generic Quad-SPI interface at 150/100 MHz with a 12 mA drive strength and fast slew rate.
2. 30 pF loads are for dual-parallel stacked or stacked modes.

PS Gigabit Ethernet Controller Interface

 Table 44: RGMII Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|---------------------------|--|------|-----|-------|
| T _{DCGEMTXCLK} | Transmit clock duty cycle. | 45 | 55 | % |
| T _{GEMTXCKO} | TXD output clock to out time. | -0.5 | 0.5 | ns |
| T _{GEMRXDCK} | RXD input setup time. | 0.8 | - | ns |
| T _{GEMRXCKD} | RXD input hold time. | 0.8 | - | ns |
| T _{MDIOCLK} | MDC output clock period. | 400 | - | ns |
| T _{MDIOCKL} | MDC low time. | 160 | - | ns |
| T _{MDIOCKH} | MDC high time. | 160 | - | ns |
| T _{MDIODCK} | MDIO input data setup time. | 80 | - | ns |
| T _{MDIOCKD} | MDIO input data hold time. | 0.0 | - | ns |
| T _{MDIOCKO} | MDIO output data delay time. | -1.0 | 15 | ns |
| F _{GETXCLK} | RGMII_TX_CLK transmit clock frequency. | - | 125 | MHz |
| F _{GERXCLK} | RGMII_RX_CLK receive clock frequency. | - | 125 | MHz |
| F _{ENET_REF_CLK} | Ethernet reference clock frequency. | - | 125 | MHz |

Notes:

1. The test conditions are configured to the LVCMOS 2.5V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

PS SD/SDIO Controller Interface

 Table 45: SD/SDIO Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|-------------------------------------|--|-----|------|-------|
| SD/SDIO Interface DDR50 Mode | | | | |
| T _{DCDDRCLK} | SD device clock duty cycle. | 45 | 55 | % |
| T _{SDDDRCKO1} | Clock to output delay, data. ⁽²⁾ | 1.0 | 6.8 | ns |
| T _{SDDRIVW} | Input valid data window. ⁽³⁾ | 3.5 | - | ns |
| T _{SDDDRDCK2} | Input setup time, command. | 4.7 | - | ns |
| T _{SDDDRCKD2} | Input hold time, command. | 1.5 | - | ns |
| T _{SDDDRCKO2} | Clock to output delay, command. | 1.0 | 13.8 | ns |
| F _{SDDDRCLK} | High-speed mode SD device clock frequency. | - | 50 | MHz |
| SD/SDIO Interface SDR104 | | | | |
| T _{DCSDHCLK1} | SD device clock duty cycle. | 40 | 60 | % |
| T _{SDSDRCKO1} | Clock to output delay, all outputs. ⁽²⁾ | 1.0 | 3.2 | ns |
| T _{SSDSR1IVW} | Input valid data window. ⁽³⁾ | 0.5 | - | UI |
| F _{SDSDRCLK1} | SDR104 mode device clock frequency. | - | 200 | MHz |
| SD/SDIO Interface SDR50/25 | | | | |
| T _{DCSDHCLK2} | SD device clock duty cycle. | 40 | 60 | % |
| T _{SDSDRCKO2} | Clock to output delay, all outputs. ⁽²⁾ | 1.0 | 6.8 | ns |
| T _{SSDSR2IVW} | Input valid data window. ⁽³⁾ | 0.3 | - | UI |

Table 60: PS-GTR Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|--|---------------------------------------|-----------------------------|-----|------|-------|
| | | | Min | Typ | Max | |
| F _{GCLK} | Reference clock frequencies supported. | PCI Express | 100 MHz | | | |
| | | SATA | 125 MHz or 150 MHz | | | |
| | | USB 3.0 | 26 MHz, 52 MHz, or 100 MHz | | | |
| | | DisplayPort | 27 MHz, 108 MHz, or 135 MHz | | | |
| | | SGMII | 125 MHz | | | |
| T _{RCLK} | Reference clock rise time. | 20% – 80% | – | 200 | – | ps |
| T _{FCLK} | Reference clock fall time. | 80% – 20% | – | 200 | – | ps |
| T _{DCREF} | Reference clock duty cycle. | Transceiver PLL only. | 40 | – | 60 | % |
| | | USB 3.0 with reference clock <40 MHz. | 47.5 | – | 52.5 | % |

Table 61: PS-GTR Transceiver Reference Clock Oscillator Selection Phase Noise Mask

| Symbol | Description | Offset Frequency | Min | Typ | Max | Units |
|--|--|------------------|-----|------|--------|--------|
| PLL _{REFCLKMASK} | PLL reference clock select phase noise mask at REFCLK frequency = 25 MHz. | 100 | – | – | –102 | dBc/Hz |
| | | 1 KHz | – | – | –124 | |
| | | 10 KHz | – | – | –132 | |
| | | 100 KHz | – | – | –139 | |
| | | 1 MHz | – | – | –152 | |
| | | 10 MHz | – | – | –154 | |
| | PLL reference clock select phase noise mask at REFCLK frequency = 50 MHz. | 100 | – | – | –96 | dBc/Hz |
| | | 1 KHz | – | – | –118 | |
| | | 10 KHz | – | – | –126 | |
| | | 100 KHz | – | – | –133 | |
| | | 1 MHz | – | – | –146 | |
| | PLL reference clock select phase noise mask at REFCLK frequency = 100 MHz. | 100 | – | – | –90 | dBc/Hz |
| | | 1 KHz | – | – | –112 | |
| | | 10 KHz | – | – | –120 | |
| | | 100 KHz | – | – | –127 | |
| | | 1 MHz | – | – | –140 | |
| | PLL reference clock select phase noise mask at REFCLK frequency = 125 MHz. | 100 | – | – | –88 | dBc/Hz |
| | | 1 KHz | – | – | –110 | |
| | | 10 KHz | – | – | –118 | |
| | | 100 KHz | – | – | –125 | |
| 1 MHz | | – | – | –138 | | |
| PLL reference clock select phase noise mask at REFCLK frequency = 150 MHz. | 100 | – | – | –86 | dBc/Hz | |
| | 1 KHz | – | – | –108 | | |
| | 10 KHz | – | – | –116 | | |
| | 100 KHz | – | – | –123 | | |
| | 1 MHz | – | – | –136 | | |
| | | 10 MHz | – | – | –138 | |

Notes:

1. For reference clock frequencies not in this table, use the phase noise mask for the nearest reference clock frequency.

Table 62: PS-GTR Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|--------------------|-------------------------|-----------|------|-----|-----|-------|
| F _{GTRTX} | Serial data rate range. | | 1.25 | – | 6.0 | Gb/s |
| T _{RTX} | TX rise time. | 20%–80% | – | 65 | – | ps |
| T _{FTX} | TX fall time. | 80%–20% | – | 65 | – | ps |

Table 67: USB 3.0 Protocol Characteristics (PS-GTR Transceivers)

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units |
|---|----------------------------------|------------------|-----|------|-------|
| USB 3.0 Transmitter Jitter Generation | | | | | |
| USB 3.0 | Total transmitter jitter. | 5000 | – | 0.66 | UI |
| USB 3.0 Receiver High Frequency Jitter Tolerance | | | | | |
| USB 3.0 | Total receiver jitter tolerance. | 5000 | 0.2 | – | UI |

Table 68: Serial-GMII Protocol Characteristics (PS-GTR Transceivers)

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units |
|---|-----------------------------------|------------------|------|------|-------|
| Serial-GMII Transmitter Jitter Generation | | | | | |
| SGMII | Deterministic transmitter jitter. | 1250 | – | 0.25 | UI |
| Serial-GMII Receiver High Frequency Jitter Tolerance | | | | | |
| SGMII | Total receiver jitter tolerance. | 1250 | 0.25 | – | UI |

PS System Monitor Specifications

Table 69: PS SYSMON Specifications

| Parameter | Comments | Conditions | Min | Typ | Max | Units |
|--|--|--------------------------------------|-----|-----|-----------|------------|
| $V_{CC_PSADC} = 1.8V \pm 3\%$, $T_j = -40^\circ C$ to $100^\circ C$, typical values at $T_j = 40^\circ C$ | | | | | | |
| ADC Accuracy ($T_j = -55^\circ C$ to $125^\circ C$) (1) | | | | | | |
| Resolution | | | 10 | – | – | Bits |
| Sample rate | | | – | – | 1 | MS/s |
| RMS code noise | On-chip reference | | – | 1 | – | LSBs |
| On-Chip Sensor Accuracy | | | | | | |
| Temperature sensor error | | $T_j = -55^\circ C$ to $110^\circ C$ | – | – | ± 3.5 | $^\circ C$ |
| | | $T_j = 110^\circ C$ to $125^\circ C$ | – | – | ± 5 | $^\circ C$ |
| Supply sensor error(2) | Supply voltages less than or electrically connected to V_{CC_PSADC} . | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 1 | % |
| | Supply voltages nominally at 1.8V but with the potential to go above V_{CC_PSADC} . | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 1.5 | % |
| | Supply voltages nominally in the 2.0V to 3.3V range. | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 2.5 | % |

Notes:

- ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
- Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.

Programmable Logic (PL) Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Zynq UltraScale+ MPSoC. These values are subject to the same guidelines as the [AC Switching Characteristics, page 22](#). In each table, the I/O bank type is either high performance (HP) or high density (HD).

Table 70: LVDS Component Mode Performance

| Description | I/O Bank Type | Speed Grade and V _{CCINT} Operating Voltages | | | | | | | | | | Units |
|---|---------------|---|------|-------|------|-----|------|-------|------|-----|------|-------|
| | | 0.90V | | 0.85V | | | | 0.72V | | | | |
| | | -3 | | -2 | | -1 | | -2 | | -1 | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| LVDS TX DDR (OSERDES 4:1, 8:1) | HP | 0 | 1250 | 0 | 1250 | 0 | 1250 | 0 | 1250 | 0 | 1250 | Mb/s |
| LVDS TX SDR (OSERDES 2:1, 4:1) | HP | 0 | 625 | 0 | 625 | 0 | 625 | 0 | 625 | 0 | 625 | Mb/s |
| LVDS RX DDR (ISERDES 1:4, 1:8) ⁽¹⁾ | HP | 0 | 1250 | 0 | 1250 | 0 | 1250 | 0 | 1250 | 0 | 1250 | Mb/s |
| LVDS RX DDR | HD | 0 | 250 | 0 | 250 | 0 | 250 | 0 | 250 | 0 | 250 | Mb/s |
| LVDS RX SDR (ISERDES 1:2, 1:4) ⁽¹⁾ | HP | 0 | 625 | 0 | 625 | 0 | 625 | 0 | 625 | 0 | 625 | Mb/s |
| LVDS RX SDR | HD | 0 | 125 | 0 | 125 | 0 | 125 | 0 | 125 | 0 | 125 | Mb/s |

Notes:

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 71: LVDS Native Mode Performance⁽¹⁾⁽²⁾

| Description | DATA_WIDTH | I/O Bank Type | Speed Grade and V _{CCINT} Operating Voltages | | | | | | | | | | Units |
|--|------------|---------------|---|------|-------------------|------|-------|------|-------------------|------|-------|------|-------|
| | | | 0.90V | | 0.85V | | | | 0.72V | | | | |
| | | | -3 ⁽³⁾ | | -2 ⁽³⁾ | | -1 | | -2 ⁽³⁾ | | -1 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| LVDS TX DDR (TX_BITSLICE) | 4 | HP | 375 | 1600 | 375 | 1600 | 375 | 1260 | 375 | 1400 | 375 | 1260 | Mb/s |
| | 8 | | 375 | 1600 | 375 | 1600 | 375 | 1260 | 375 | 1600 | 375 | 1260 | Mb/s |
| LVDS TX SDR (TX_BITSLICE) | 4 | HP | 187.5 | 800 | 187.5 | 800 | 187.5 | 630 | 187.5 | 700 | 187.5 | 630 | Mb/s |
| | 8 | | 187.5 | 800 | 187.5 | 800 | 187.5 | 630 | 187.5 | 800 | 187.5 | 630 | Mb/s |
| LVDS RX DDR (RX_BITSLICE) ⁽⁴⁾ | 4 | HP | 375 | 1600 | 375 | 1600 | 375 | 1260 | 375 | 1400 | 375 | 1260 | Mb/s |
| | 8 | | 375 | 1600 | 375 | 1600 | 375 | 1260 | 375 | 1600 | 375 | 1260 | Mb/s |
| LVDS RX SDR (RX_BITSLICE) ⁽⁴⁾ | 4 | HP | 187.5 | 800 | 187.5 | 800 | 187.5 | 630 | 187.5 | 700 | 187.5 | 630 | Mb/s |
| | 8 | | 187.5 | 800 | 187.5 | 800 | 187.5 | 630 | 187.5 | 800 | 187.5 | 630 | Mb/s |

Notes:

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY_MODE = VCO_HALF the minimum frequency is PLL_F_{VCOMIN}/2.
3. In the SBVA484 package, the maximum data rate is 1260 Mb/s for DDR interfaces and 630 Mb/s for SDR interfaces.
4. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

DSP48 Slice Switching Characteristics

Table 83: DSP48 Slice Switching Characteristics

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---------------------------------------|---|---|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| Maximum Frequency | | | | | | | |
| F _{MAX} | With all registers used. | 891 | 775 | 645 | 644 | 600 | MHz |
| F _{MAX_PATDET} | With pattern detector. | 794 | 687 | 571 | 562 | 524 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG. | 635 | 544 | 456 | 440 | 413 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect. | 577 | 492 | 410 | 395 | 371 | MHz |
| F _{MAX_PREADD_NOADREG} | Without ADREG. | 655 | 565 | 468 | 453 | 423 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG). | 483 | 410 | 338 | 323 | 304 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect. | 448 | 379 | 314 | 299 | 280 | MHz |

Clock Buffers and Networks

Table 84: Clock Buffers Switching Characteristics

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|--|---|---|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| Global Clock Switching Characteristics (Including BUFGCTRL) | | | | | | | |
| F _{MAX} | Maximum frequency of a global clock tree (BUFG). | 891 | 775 | 667 | 725 | 667 | MHz |
| Global Clock Buffer with Input Divide Capability (BUFGCE_DIV) | | | | | | | |
| F _{MAX} | Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV). | 891 | 775 | 667 | 725 | 667 | MHz |
| Global Clock Buffer with Clock Enable (BUFGCE) | | | | | | | |
| F _{MAX} | Maximum frequency of a global clock buffer with clock enable (BUFGCE). | 891 | 775 | 667 | 725 | 667 | MHz |
| Leaf Clock Buffer with Clock Enable (BUFCE_LEAF) | | | | | | | |
| F _{MAX} | Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF). | 891 | 775 | 667 | 725 | 667 | MHz |
| GTH or GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT) | | | | | | | |
| F _{MAX} | Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability. | 512 | 512 | 512 | 512 | 512 | MHz |

MMCM Switching Characteristics

Table 85: MMCM Specification

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---------------------------------|---|---|-------|------|-------|------|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| MMCM_F _{INMAX} | Maximum input clock frequency. | 1066 | 933 | 800 | 933 | 800 | MHz |
| MMCM_F _{INMIN} | Minimum input clock frequency. | 10 | 10 | 10 | 10 | 10 | MHz |
| MMCM_F _{INJITTER} | Maximum input clock period jitter. | < 20% of clock input period or 1 ns Max | | | | | |
| MMCM_F _{INDUTY} | Input duty cycle range: 10–49 MHz. | 25–75 | | | | | % |
| | Input duty cycle range: 50–199 MHz. | 30–70 | | | | | % |
| | Input duty cycle range: 200–399 MHz. | 35–65 | | | | | % |
| | Input duty cycle range: 400–499 MHz. | 40–60 | | | | | % |
| | Input duty cycle range: >500 MHz. | 45–55 | | | | | % |
| MMCM_F _{MIN_PSCLK} | Minimum dynamic phase shift clock frequency. | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | MHz |
| MMCM_F _{MAX_PSCLK} | Maximum dynamic phase shift clock frequency. | 550 | 500 | 450 | 500 | 450 | MHz |
| MMCM_F _{VCOMIN} | Minimum MMCM VCO frequency. | 800 | 800 | 800 | 800 | 800 | MHz |
| MMCM_F _{VCOMAX} | Maximum MMCM VCO frequency. | 1600 | 1600 | 1600 | 1600 | 1600 | MHz |
| MMCM_F _{BANDWIDTH} | Low MMCM bandwidth at typical. ⁽¹⁾ | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 | MHz |
| | High MMCM bandwidth at typical. ⁽¹⁾ | 4.00 | 4.00 | 4.00 | 4.00 | 4.00 | MHz |
| MMCM_T _{STATPHAOFFSET} | Static phase offset of the MMCM outputs. ⁽²⁾ | 0.12 | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| MMCM_T _{OUTJITTER} | MMCM output jitter. | Note 3 | | | | | |
| MMCM_T _{OUTDUTY} | MMCM output clock duty cycle precision. ⁽⁴⁾ | 0.165 | 0.20 | 0.20 | 0.20 | 0.20 | ns |
| MMCM_T _{LOCKMAX} | MMCM maximum lock time for MMCM_F _{PFDMIN} . | 100 | 100 | 100 | 100 | 100 | μs |
| MMCM_F _{OUTMAX} | MMCM maximum output frequency. | 891 | 775 | 667 | 725 | 667 | MHz |
| MMCM_F _{OUTMIN} | MMCM minimum output frequency. ⁽⁴⁾⁽⁵⁾ | 6.25 | 6.25 | 6.25 | 6.25 | 6.25 | MHz |
| MMCM_T _{EXTFDVAR} | External clock feedback variation. | < 20% of clock input period or 1 ns Max | | | | | |
| MMCM_RST _{MINPULSE} | Minimum reset pulse width. | 5.00 | 5.00 | 5.00 | 5.00 | 5.00 | ns |
| MMCM_F _{PFDMAX} | Maximum frequency at the phase frequency detector. | 550 | 500 | 450 | 500 | 450 | MHz |
| MMCM_F _{PFDMIN} | Minimum frequency at the phase frequency detector. | 10 | 10 | 10 | 10 | 10 | MHz |
| MMCM_T _{FBDELAY} | Maximum delay in the feedback path. | 5 ns Max or one clock cycle | | | | | |

Device Pin-to-Pin Output Parameter Guidelines


The pin-to-pin numbers in [Table 87](#) through [Table 89](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 87: Global Clock Input to Output Delay Without MMCM (Near Clock Region)

| Symbol | Description | Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---|--|--------|---|-------|------|-------|------|-------|
| | | | 0.90V | 0.85V | | 0.72V | | |
| | | | -3 | -2 | -1 | -2 | -1 | |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM. | | | | | | | | |
| T _{ICKOF} | Global clock input and output flip-flop <i>without</i> MMCM (near clock region). | XCZU2 | N/A | 4.90 | 5.28 | 5.35 | 5.61 | ns |
| | | XCZU3 | N/A | 4.90 | 5.28 | 5.35 | 5.61 | ns |
| | | XCZU4 | 4.89 | 5.83 | 6.36 | 6.00 | 6.79 | ns |
| | | XCZU5 | 4.89 | 5.83 | 6.36 | 6.00 | 6.79 | ns |
| | | XCZU6 | 5.00 | 5.91 | 6.35 | 6.66 | 7.09 | ns |
| | | XCZU7 | 5.39 | 6.54 | 7.01 | 7.16 | 7.62 | ns |
| | | XCZU9 | 5.00 | 5.91 | 6.35 | 6.66 | 7.09 | ns |
| | | XCZU11 | 5.82 | 6.96 | 7.61 | 7.19 | 8.36 | ns |
| | | XCZU15 | 5.15 | 6.09 | 6.55 | 6.90 | 7.38 | ns |
| | | XCZU17 | 5.72 | 6.90 | 7.40 | 7.62 | 8.07 | ns |
| | | XCZU19 | 5.72 | 6.90 | 7.40 | 7.62 | 8.07 | ns |


Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.



X16653-101316

Figure 3: Single-Ended Peak-to-Peak Voltage



X16639-101316

Figure 4: Differential Peak-to-Peak Voltage

Table 95 and Table 96 summarize the DC specifications of the GTH transceivers input and output clocks in Zynq UltraScale+ MPSoC. Consult the *UltraScale Architecture GTH Transceiver User Guide (UG576)* for further details.

Table 95: GTH Transceiver Clock Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|--|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage. | 250 | – | 2000 | mV |
| R_{IN} | Differential input resistance. | – | 100 | – | Ω |
| C_{EXT} | Required external AC coupling capacitor. | – | 10 | – | nF |

Table 96: GTH Transceiver Clock Output Level Specification

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-------------|--|--|-----|-----|-----|-------|
| V_{OL} | Output Low voltage for P and N. | $R_T = 100\Omega$ across P and N signals | 100 | – | 330 | mV |
| V_{OH} | Output High voltage for P and N. | $R_T = 100\Omega$ across P and N signals | 500 | – | 700 | mV |
| V_{DDOUT} | Differential output voltage. (P–N), P = High (N–P), N = High | $R_T = 100\Omega$ across P and N signals | 300 | – | 430 | mV |
| V_{CMOUT} | Common mode voltage. | $R_T = 100\Omega$ across P and N signals | 300 | – | 500 | mV |

Table 104: GTH Transceiver Receiver Switching Characteristics (Cont'd)

| Symbol | Description | Condition | Min | Typ | Max | Units |
|--|--|--------------------------|------|-----|-----|-------|
| J _{T_SJ2.5} | Sinusoidal jitter (CPLL) ⁽³⁾ | 2.5 Gb/s ⁽⁵⁾ | 0.30 | – | – | UI |
| J _{T_SJ1.25} | Sinusoidal jitter (CPLL) ⁽³⁾ | 1.25 Gb/s ⁽⁶⁾ | 0.30 | – | – | UI |
| J _{T_SJ500} | Sinusoidal jitter (CPLL) ⁽³⁾ | 500 Mb/s ⁽⁷⁾ | 0.30 | – | – | UI |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾ | | | | | | |
| J _{T_TJSE3.2} | Total jitter with stressed eye ⁽⁸⁾ | 3.2 Gb/s | 0.70 | – | – | UI |
| J _{T_TJSE6.6} | | 6.6 Gb/s | 0.70 | – | – | UI |
| J _{T_SJSE3.2} | Sinusoidal jitter with stressed eye ⁽⁸⁾ | 3.2 Gb/s | 0.10 | – | – | UI |
| J _{T_SJSE6.6} | | 6.6 Gb/s | 0.10 | – | – | UI |

Notes:

- Using RXOUT_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 10⁻¹².
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
- CPLL frequency at 2.0 GHz and RXOUT_DIV = 8.
- Composite jitter with RX equalizer enabled. DFE disabled.

GTH Transceiver Electrical Compliance

The *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 105](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 113: GTY Transceiver PLL/Lock Time Adaptation

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---|---|------------------|--------|-----------------------|-------|
| | | | Min | Typ | Max | |
| T _{LOCK} | Initial PLL lock. | | – | – | 1 | ms |
| T _{DLOCK} | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE). | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | – | 50,000 | 37 x 10 ⁶ | UI |
| | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. | | – | 50,000 | 2.3 x 10 ⁶ | UI |

Table 114: GTY Transceiver User Clock Switching Characteristics⁽¹⁾

| Symbol | Description | Data Width Conditions (Bit) | | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---------------------------|--|-----------------------------|--------------------|---|----------------------|----------------------|-------------------|-------------------|-------|
| | | | | 0.90V | 0.85V | | 0.72V | | |
| | | Internal Logic | Interconnect Logic | -3 ⁽²⁾ | -2 ⁽²⁾⁽³⁾ | -1 ⁽⁴⁾⁽⁵⁾ | -2 ⁽³⁾ | -1 ⁽⁵⁾ | |
| F _{TXOUTPMA} | TXOUTCLK maximum frequency sourced from OUTCLKPMA | | | 511.719 | 511.719 | 402.833 | 402.833 | 322.266 | MHz |
| F _{RXOUTPMA} | RXOUTCLK maximum frequency sourced from OUTCLKPMA | | | 511.719 | 511.719 | 402.833 | 402.833 | 322.266 | MHz |
| F _{TXOUTPROGDIV} | TXOUTCLK maximum frequency sourced from TXPROGDIVCLK | | | 511.719 | 511.719 | 511.719 | 511.719 | 511.719 | MHz |
| F _{RXOUTPROGDIV} | RXOUTCLK maximum frequency sourced from RXPROGDIVCLK | | | 511.719 | 511.719 | 511.719 | 511.719 | 511.719 | MHz |
| F _{TXIN} | TXUSRCLK ⁽⁶⁾ maximum frequency | 16 | 16, 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 32, 64 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 64 | 64, 128 | 511.719 | 440.781 | 402.832 | 402.832 | 195.313 | MHz |
| | | 20 | 20, 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 40 | 40, 80 | 409.375 | 409.375 | 312.500 | 350.000 | 257.813 | MHz |
| | | 80 | 80, 160 | 409.375 | 352.625 | 322.266 | 352.625 | 156.250 | MHz |
| F _{RXIN} | RXUSRCLK ⁽⁶⁾ maximum frequency | 16 | 16, 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 32, 64 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 64 | 64, 128 | 511.719 | 440.781 | 402.832 | 402.832 | 195.313 | MHz |
| | | 20 | 20, 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 40 | 40, 80 | 409.375 | 409.375 | 312.500 | 350.000 | 257.813 | MHz |
| | | 80 | 80, 160 | 409.375 | 352.625 | 322.266 | 352.625 | 156.250 | MHz |

GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 117](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 117: GTY Transceiver Protocol List

| Protocol | Specification | Serial Rate (Gb/s) | Electrical Compliance |
|-------------------------------|--|--------------------|--------------------------|
| CAUI-4 | IEEE 802.3-2012 | 25.78125 | Compliant |
| 28 Gb/s backplane | CEI-25G-LR | 25–28.05 | Compliant |
| Interlaken | OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR | 4.25–25.78125 | Compliant |
| 100GBASE-KR4 | IEEE 802.3bj-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 100GBASE-CR4 | IEEE 802.3bj-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 50GBASE-KR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 50GBASE-CR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 25GBASE-KR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 25GBASE-CR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| OTU4 (OTL4.4) CFP2 | OIF-CEI-28G-VSR | 27.952493–32.75 | Compliant |
| OTU4 (OTL4.4) CFP | OIF-CEI-11G-MR | 11.18–13.1 | Compliant |
| CAUI-10 | IEEE 802.3-2012 | 10.3125 | Compliant |
| nPPI | IEEE 802.3-2012 | 10.3125 | Compliant |
| 10GBASE-KR ⁽²⁾ | IEEE 802.3-2012 | 10.3125 | Compliant |
| SFP+ | SFF-8431 (SR and LR) | 9.95328–11.10 | Compliant |
| XFP | INF-8077i, revision 4.5 | 10.3125 | Compliant |
| RXAUI | CEI-6G-SR | 6.25 | Compliant |
| XAUI | IEEE 802.3-2012 | 3.125 | Compliant |
| 1000BASE-X | IEEE 802.3-2012 | 1.25 | Compliant |
| 5.0G Ethernet | IEEE 802.3bx (PAR) | 5 | Compliant |
| 2.5G Ethernet | IEEE 802.3bx (PAR) | 2.5 | Compliant |
| HiGig, HiGig+, HiGig2 | IEEE 802.3-2012 | 3.74, 6.6 | Compliant |
| QSGMII | QSGMII v1.2 (Cisco System, ENG-46158) | 5 | Compliant |
| OTU2 | ITU G.8251 | 10.709225 | Compliant |
| OTU4 (OTL4.10) | OIF-CEI-11G-SR | 11.180997 | Compliant |
| OC-3/12/48/192 | GR-253-CORE | 0.1555–9.956 | Compliant |
| PCIe Gen1, 2, 3 | PCI Express base 3.0 | 2.5, 5.0, and 8.0 | Compliant |
| SDI ⁽³⁾ | SMPTE 424M-2006 | 0.27–2.97 | Compliant |
| UHD-SDI ⁽³⁾ | SMPTE ST-2081 6G, SMPTE ST-2082 12G | 6 and 12 | Compliant |
| Hybrid memory cube (HMC) | HMC-15G-SR | 10, 12.5, and 15.0 | Compliant |
| MoSys bandwidth engine | CEI-11-SR and CEI-11-SR (overclocked) | 10.3125, 15.5 | Compliant |
| CPRI | CPRI_v_6_1_2014-07-01 | 0.6144–12.165 | Compliant |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125 | Compliant |
| JESD204a/b | OIF-CEI-6G, OIF-CEI-11G | 3.125–12.5 | Compliant |

Table 117: GTY Transceiver Protocol List (Cont'd)

| Protocol | Specification | Serial Rate (Gb/s) | Electrical Compliance |
|-----------------|---------------------------------------|--------------------|--------------------------|
| Serial RapidIO | RapidIO specification 3.1 | 1.25–10.3125 | Compliant |
| DisplayPort | DP 1.2B CTS | 1.62–5.4 | Compliant ⁽³⁾ |
| Fibre channel | FC-PI-4 | 1.0625–14.025 | Compliant |
| SATA Gen1, 2, 3 | Serial ATA revision 3.0 specification | 1.5, 3.0, and 6.0 | Compliant |
| SAS Gen1, 2, 3 | T10/BSR INCITS 519 | 3.0, 6.0, and 12.0 | Compliant |
| SFI-5 | OIF-SFI5-01.0 | 0.625 - 12.5 | Compliant |
| Aurora | CEI-6G, CEI-11G-LR | All rates | Compliant |

Notes:

1. 25 dB loss at Nyquist without FEC.
2. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
3. This protocol requires external circuitry to achieve compliance.

Integrated Interface Block for Interlaken

More information and documentation on solutions using the integrated interface block for Interlaken can be found at [UltraScale+ Interlaken](#). The *UltraScale Architecture and Product Overview (DS890)* lists how many blocks are in each Zynq UltraScale+ MPSoC. This section describes the following Interlaken configurations.

- 12 x 12.5 Gb/s protocol and lane logic mode ([Table 118](#)).
- 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s protocol and lane logic mode ([Table 119](#)).
- 12 x 25.78125 Gb/s lane logic only mode ([Table 120](#)).

Zynq UltraScale+ MPSoCs in the SFVB784, FFVA676, and FFVA1156 packages are only supported using the 12 x 12.5 Gb/s Interlaken configuration. See [Table 109](#) for the F_{GTYMAX} description.

Table 118: Maximum Performance for Interlaken 12 x 12.5 Gb/s Protocol and Lane Logic Mode Designs

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | | | | | | Units |
|----------------------------|--|---|--------|--------------------|--------|--------------------|--------|--------------------|--------|--------------------|--------|-------|
| | | 0.90V | | 0.85V | | | | 0.72V | | | | |
| | | -3 | -2 | -1 | -2 | -1 | -2 | -1 | | | | |
| F _{RX_SERDES_CLK} | Receive serializer/deserializer clock | 195.32 | | 195.32 | | 195.32 | | 195.32 | | 195.32 | | MHz |
| F _{TX_SERDES_CLK} | Transmit serializer/deserializer clock | 195.32 | | 195.32 | | 195.32 | | 195.32 | | 195.32 | | MHz |
| F _{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | | 250.00 | | 250.00 | | 250.00 | | 250.00 | | MHz |
| | | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | |
| F _{CORE_CLK} | Interlaken core clock | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | MHz |
| F _{LBUS_CLK} | Interlaken local bus clock | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | MHz |

Notes:

1. These are the minimum clock frequencies at the maximum lane performance.

Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale+ Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Overview (DS890)* lists how many blocks are in each Zynq UltraScale+ MPSoC.

Table 121: Maximum Performance for 100G Ethernet Designs

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|----------------------------|---------------------------------------|---|-------------------|---------|---------|-------------------|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 ⁽¹⁾ | -1 | -2 | -1 ⁽²⁾ | |
| F _{TX_CLK} | Transmit clock | 390.625 | 390.625 | 322.223 | 322.223 | 322.223 | MHz |
| F _{RX_CLK} | Receive clock | 390.625 | 390.625 | 322.223 | 322.223 | 322.223 | MHz |
| F _{RX_SERDES_CLK} | Receive serializer/deserializer clock | 390.625 | 390.625 | 322.223 | 322.223 | 322.223 | MHz |
| F _{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | 250.00 | 250.00 | 250.00 | 250.00 | MHz |

Notes:

1. The maximum clock frequency of 390.625 MHz only applies to the CAUI-10 interface. The maximum clock frequency for the CAUI-4 interface is 322.223 MHz.
2. The CAUI-4 interface is not supported by -1L speed grade devices where V_{CCINT}=0.72V.

Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Overview (DS890)* lists the Zynq UltraScale+ MPSoCs that include this block.

Table 122: Maximum Performance for PCI Express Designs⁽¹⁾⁽²⁾

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|----------------------|-------------------------------|---|--------|--------|--------|--------|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| F _{PIPECLK} | Pipe clock maximum frequency. | 250.00 | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| F _{CORECLK} | Core clock maximum frequency. | 500.00 | 500.00 | 500.00 | 250.00 | 250.00 | MHz |
| F _{DRPCLK} | DRP clock maximum frequency. | 250.00 | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| F _{MCAPCLK} | MCAP clock maximum frequency. | 125.00 | 125.00 | 125.00 | 125.00 | 125.00 | MHz |

Notes:

1. PCI Express Gen4 operation is supported for x1, x2, x4, and x8 widths.
2. PCI Express Gen4 operation is supported in -3E, -2E, and -2I speed grades.