



Welcome to [E-XFL.COM](#)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™-R5 with CoreSight™, ARM Mali™-400 MP2
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	533MHz, 600MHz, 1.3GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 1143K+ Logic Cells
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	1517-BBGA, FCBGA
Supplier Device Package	1517-FCBGA (40x40)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xczu19eg-l2ffvb1517e">https://www.e-xfl.com/product-detail/xilinx/xczu19eg-l2ffvb1517e</a>

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
$V_{CCO\_PSDDR}$	PS DDR I/O supply voltage.	-0.500	1.650	V
$V_{CC\_PSDDR\_PLL}$	PS DDR PLL supply voltage.	-0.500	2.000	V
$V_{CCO\_PSIO}$	PS I/O supply.	-0.500	3.630	V
$V_{PSIN}^{(2)}$	PS I/O input voltage.	-0.500	$V_{CCO\_PSIO} + 0.550$	V
	PS DDR I/O input voltage.	-0.500	$V_{CCO\_PSDDR} + 0.550$	V
$V_{CC\_PSBATT}$	PS battery-backed RAM and battery-backed real-time clock (RTC) supply voltage.	-0.500	2.000	V
<b>Programmable Logic (PL)</b>				
$V_{CCINT}$	Internal supply voltage.	-0.500	1.000	V
$V_{CCINT\_IO}^{(3)}$	Internal supply voltage for the I/O banks.	-0.500	1.000	V
$V_{CCAUX}$	Auxiliary supply voltage.	-0.500	2.000	V
$V_{CCBRAM}$	Supply voltage for the block RAM memories.	-0.500	1.000	V
$V_{CCO}$	Output drivers supply voltage for HD I/O banks.	-0.500	3.400	V
	Output drivers supply voltage for HP I/O banks.	-0.500	2.000	V
$V_{CCAUX\_IO}^{(4)}$	Auxiliary supply voltage for the I/O banks.	-0.500	2.000	V
$V_{REF}$	Input reference voltage.	-0.500	2.000	V
$V_{IN}^{(2)(5)(7)}$	I/O input voltage for HD I/O banks. <sup>(6)</sup>	-0.550	$V_{CCO} + 0.550$	V
	I/O input voltage for HP I/O banks.	-0.550	$V_{CCO} + 0.550$	V
$I_{DC}$	Available output current at the pad.	-20	20	mA
$I_{RMS}$	Available RMS output current at the pad.	-20	20	mA
<b>GTH or GTY Transceiver</b>				
$V_{MGTAVCC}$	Analog supply voltage for transceiver circuits.	-0.500	1.000	V
$V_{MGTAVTT}$	Analog supply voltage for transceiver termination circuits.	-0.500	1.300	V
$V_{MGTVCCAUX}$	Auxiliary analog Quad PLL (QPLL) voltage supply for transceivers.	-0.500	1.900	V
$V_{MGTREFCLK}$	Transceiver reference clock absolute input voltage.	-0.500	1.300	V
$V_{MGTAVTRCAL}$	Analog supply voltage for the resistor calibration circuit of the transceiver column.	-0.500	1.300	V
$V_{IN}$	Receiver (RXP/RXN) and transmitter (TXP/TXN) absolute input voltage.	-0.500	1.200	V
$I_{DCIN-FLOAT}$	DC input current for receiver input pins DC coupled RX termination = floating. <sup>(8)</sup>	-	10	mA
$I_{DCIN-MGTAVTT}$	DC input current for receiver input pins DC coupled RX termination = $V_{MGTAVTT}$ .	-	10	mA
$I_{DCIN-GND}$	DC input current for receiver input pins DC coupled RX termination = GND. <sup>(9)</sup>	-	0	mA
$I_{DCIN-PROG}$	DC input current for receiver input pins DC coupled RX termination = programmable. <sup>(10)</sup>	-	0	mA
$I_{DCOUT-FLOAT}$	DC output current for transmitter pins DC coupled RX termination = floating.	-	6	mA
$I_{DCOUT-MGTAVTT}$	DC output current for transmitter pins DC coupled RX termination = $V_{MGTAVTT}$ .	-	6	mA

Table 9: Typical Quiescent Supply Current<sup>(1)(2)(3)(4)</sup> (Cont'd)

Symbol	Description	Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units		
			0.90V		0.85V		0.72V			
			-3	-2	-1	-2	-1			
I <sub>CCAUX_IOQ</sub>	Quiescent V <sub>CCAUX_IO</sub> supply current.	XCZU2	N/A	26	26	26	26	mA		
		XCZU3	N/A	26	26	26	26	mA		
		XCZU4	32	32	32	32	32	mA		
		XCZU5	32	32	32	32	32	mA		
		XCZU6	33	33	33	33	33	mA		
		XCZU7	56	56	56	56	56	mA		
		XCZU9	33	33	33	33	33	mA		
		XCZU11	56	56	56	56	56	mA		
		XCZU15	33	33	33	33	33	mA		
		XCZU17	74	74	74	74	74	mA		
I <sub>CCBRAMQ</sub>	Quiescent V <sub>CCBRAM</sub> supply current.	XCZU2	N/A	6	6	6	6	mA		
		XCZU3	N/A	6	6	6	6	mA		
		XCZU4	9	9	9	9	9	mA		
		XCZU5	9	9	9	9	9	mA		
		XCZU6	25	24	24	24	24	mA		
		XCZU7	16	15	15	15	15	mA		
		XCZU9	25	24	24	24	24	mA		
		XCZU11	23	22	22	22	22	mA		
		XCZU15	29	28	28	28	28	mA		
		XCZU17	37	35	35	35	35	mA		
		XCZU19	37	35	35	35	35	mA		

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>) with single-ended SelectIO™ resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at [www.xilinx.com/power](http://www.xilinx.com/power)) to estimate static power consumption for conditions or supplies other than those specified.
4. Typical values depend upon your configuration. To accurately estimate all PS supply currents, use the interactive XPE spreadsheet tool.

Table 17: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> (V) <sup>(1)</sup>			V <sub>ID</sub> (V) <sup>(2)</sup>			V <sub>ILHS</sub> <sup>(3)</sup>	V <sub>IHHS</sub> <sup>(3)</sup>	V <sub>OCM</sub> (V) <sup>(4)</sup>			V <sub>OD</sub> (V) <sup>(5)</sup>		
	Min	Typ	Max	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
SUB_LVDS <sup>(8)</sup>	0.500	0.900	1.300	0.070	—	—	—	—	0.700	0.900	1.100	0.100	0.150	0.200
LVPECL	0.300	1.200	1.425	0.100	0.350	0.600	—	—	—	—	—	—	—	—
SLVS_400_18	0.070	0.200	0.330	0.140	—	0.450	—	—	—	—	—	—	—	—
SLVS_400_25	0.070	0.200	0.330	0.140	—	0.450	—	—	—	—	—	—	—	—
MIPI_DPHY_DC1_HS <sup>(9)</sup>	0.070	—	0.330	0.070	—	—	-0.040	0.460	0.150	0.200	0.250	0.140	0.200	0.270

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage ( $Q - \bar{Q}$ ).
3. V<sub>IHHS</sub> and V<sub>ILHS</sub> are the single-ended input high and low voltages, respectively.
4. V<sub>OCM</sub> is the output common mode voltage.
5. V<sub>OD</sub> is the output differential voltage ( $Q - \bar{Q}$ ).
6. LVDS\_25 is specified in Table 23.
7. LVDS is specified in Table 24.
8. Only the SUB\_LVDS receiver is supported in HD I/O banks.
9. High-speed option for MIPI\_DPHY\_DC1. The V<sub>ID</sub> maximum is aligned with the standard's specification. A higher V<sub>ID</sub> is acceptable as long as the V<sub>IN</sub> specification is also met.

Table 18: Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks

I/O Standard	V <sub>ICM</sub> (V) <sup>(1)</sup>			V <sub>ID</sub> (V) <sup>(2)</sup>		V <sub>OL</sub> (V) <sup>(3)</sup>	V <sub>OH</sub> (V) <sup>(4)</sup>	I <sub>OL</sub>	I <sub>OH</sub>
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> – 0.400	8.0	-8.0
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> – 0.400	8.0	-8.0
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
DIFF_SSTL12	0.300	0.600	0.850	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	14.25	-14.25
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	-8.9
DIFF_SSTL135_II	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	-13.0
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	-8.9
DIFF_SSTL15_II	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	-13.0
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	8.0	-8.0
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.600	(V <sub>CCO</sub> /2) + 0.600	13.4	-13.4

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

Table 26: Speed Grade Designations by Device (Cont'd)

Device	Speed Grade, Temperature Ranges, and V <sub>CCINT</sub> Operating Voltages		
	Advance	Preliminary	Production
XCZU5EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU5EV	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU6CG	-2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)
XCZU6EG	-3E (V <sub>CCINT</sub> = 0.90V) -2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)
XCZU7CG	-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU7EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU7EV	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU9CG	-2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)
XCZU9EG	-3E (V <sub>CCINT</sub> = 0.90V) -2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)

Table 45: SD/SDIO Interface<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
$F_{SDSDRCLK2}$	SDR50 mode device clock frequency.	–	100	MHz
	SDR25 mode device clock frequency.	–	50	MHz
<b>SD/SDIO Interface SDR12</b>				
$T_{DCSDHSCLK3}$	SD device clock duty cycle.	40	60	%
$T_{SDSDRCKO3}$	Clock to output delay, all outputs.	1.0	36.8	ns
$T_{SDSDRCK3}$	Input setup time, all inputs.	24.0	–	ns
$T_{SDSDRCKD3}$	Input hold time, all inputs.	1.5	–	ns
$F_{SDSDRCLK3}$	SDR12 mode device clock frequency.	–	25	MHz
<b>SD/SDIO Interface High-Speed Mode</b>				
$T_{DCSDHSCLK}$	SD device clock duty cycle.	47	53	%
$T_{SDHSCKO}$	Clock to output delay, all outputs. <sup>(2)</sup>	2.2	13.8	ns
$T_{SDHSDIVW}$	Input valid data window. <sup>(3)</sup>	0.35	–	UI
$F_{SDHSCLK}$	High-speed mode SD device clock frequency.	–	50	MHz
<b>SD/SDIO Interface Standard Mode</b>				
$T_{DCSDSCLK}$	SD device clock duty cycle.	45	55	%
$T_{SDSCKO}$	Clock to output delay, all outputs.	–2.0	4.5	ns
$T_{SDSDCK}$	Input setup time, all inputs.	2.0	–	ns
$T_{SDSCKD}$	Input hold time, all inputs.	2.0	–	ns
$F_{SDIDCLK}$	Clock frequency in identification mode.	–	400	KHz
$F_{SDSCLK}$	Standard SD device clock frequency.	–	19	MHz

**Notes:**

1. The test conditions SD/SDIO standard mode (default speed mode) use an 8 mA drive strength, fast slew rate, and a 30 pF load. For SD/SDIO high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other SD/SDIO modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

## PS I2C Controller Interface

Table 47: I2C Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
<b>I2C Fast-mode Interface</b>				
T <sub>I2CFCKL</sub>	SCL Low time.	1.3	–	μs
T <sub>I2CFCKH</sub>	SCL High time.	0.6	–	μs
T <sub>I2CFCKO</sub>	SDA clock to out delay.	–	900	ns
T <sub>I2CFDCK</sub>	SDA input setup time.	100	–	ns
F <sub>I2CFCLK</sub>	SCL clock frequency.	–	400	KHz
<b>I2C Standard-mode Interface</b>				
T <sub>I2CSCKL</sub>	SCL Low time.	4.7	–	μs
T <sub>I2CSCKH</sub>	SCL High time.	4.0	–	μs
T <sub>I2CSCKO</sub>	SDA clock to out delay.	–	3450	ns
T <sub>I2CSDCK</sub>	SDA input setup time.	250	–	ns
F <sub>I2CSCLK</sub>	SCL clock frequency.	–	100	KHz

**Notes:**

1. The test conditions are configured to the LVC MOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

## PS SPI Controller Interface

Table 48: SPI Interfaces<sup>(1)</sup>

Symbol	Description	Min	Max	Units
<b>SPI Master Interface</b>				
T <sub>DCMSPICLK</sub>	SPI master mode clock duty cycle.	45	55	%
T <sub>MSPISSCLK</sub>	Slave select asserted to first active clock edge.	1 <sup>(2)</sup>	–	F <sub>SPI_REF_CLK</sub> cycles
T <sub>MSPISCLKSS</sub>	Last active clock edge to slave select deasserted.	1 <sup>(2)</sup>	–	F <sub>SPI_REF_CLK</sub> cycles
T <sub>MSPIDCK</sub>	Input setup time for MISO.	–2.0	–	ns
T <sub>MSPICKD</sub>	Input hold time for MISO.	0.3	–	F <sub>MSPICLK</sub> cycles
T <sub>MSPICKO</sub>	MOSI and slave select clock to out delay.	–2.0	5.0	ns
F <sub>MSPICLK</sub>	SPI master device clock frequency.	–	50	MHz
F <sub>SPI_REF_CLK</sub>	SPI reference clock frequency.	–	200	MHz
<b>SPI Slave Interface</b>				
T <sub>SPPISSCLK</sub>	Slave select asserted to first active clock edge.	2	–	F <sub>SPI_REF_CLK</sub> cycles
T <sub>SPPISCLKSS</sub>	Last active clock edge to slave select deasserted.	2	–	F <sub>SPI_REF_CLK</sub> cycles
T <sub>SPPIDCK</sub>	Input setup time for MOSI.	5.0	–	ns
T <sub>SPPICKD</sub>	Input hold time for MOSI.	1	–	F <sub>SPI_REF_CLK</sub> cycles
T <sub>SPPICKO</sub>	MISO clock to out delay.	0.0	13.0	ns
F <sub>SPPICLK</sub>	SPI slave mode device clock frequency.	–	25	MHz
F <sub>SPI_REF_CLK</sub>	SPI reference clock frequency.	–	200	MHz

**Notes:**

1. The test conditions are configured to the LVC MOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 30 pF load.
2. Valid when two SPI\_REF\_CLK delays are programmed between CS and CLK for T<sub>MSPISSCLK</sub>, and between CLK and CS for T<sub>MSPISCLKSS</sub> in the SPI delay\_reg0 register.

## PS CAN Controller Interface

Table 49: CAN Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
T <sub>PWCANRX</sub>	Receive pulse width.	1.0	–	μs
T <sub>PWCANTX</sub>	Transmit pulse width.	1.0	–	μs
F <sub>CAN_REF_CLK</sub>	Internally sourced CAN reference clock frequency.	–	100	MHz
	Externally sourced CAN reference clock frequency.	–	40	MHz

**Notes:**

1. The test conditions are configured to the LVC MOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

## PS DAP Interface

Table 50: DAP Interface<sup>(1)</sup>

Symbol	Description <sup>(2)</sup>	Min	Max	Units
T <sub>PDAPDCK</sub>	PS DAP input setup time.	3.0	–	ns
T <sub>PDAPCKD</sub>	PS DAP input hold time.	2.0	–	ns
T <sub>PDAPCKO</sub>	PS DAP clock to out delay.	–	10.86	ns
T <sub>PDAPCLK</sub>	PS DAP clock frequency.	–	44	MHz

**Notes:**

1. The test conditions are configured to the LVCMS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. PS DAP interface signals connect to MIO pins.

## PS UART Interface

Table 51: UART Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
BAUD <sub>TXMAX</sub>	Transmit baud rate.	–	6.25	Mb/s
BAUD <sub>RXMAX</sub>	Receive baud rate.	–	6.25	Mb/s
F <sub>UART_REF_CLK</sub>	UART reference clock frequency.	–	100	MHz

**Notes:**

1. The test conditions are configured to the LVCMS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

## PS General Purpose I/O Interface

Table 52: General Purpose I/O (GPIO) Interface

Symbol	Description	Min	Max	Units
T <sub>PWGPIOH</sub>	Input High pulse width.	10 x 1/F <sub>LPD_LSBUS_CTRLMAX</sub>	–	μs
T <sub>PWGPIOL</sub>	Input Low pulse width.	10 x 1/F <sub>LPD_LSBUS_CTRLMAX</sub>	–	μs

## PS Trace Interface

Table 53: Trace Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
T <sub>TCECKO</sub>	Trace clock to output delay, all outputs.	–0.5	0.5	ns
T <sub>DCTCECLK</sub>	Trace clock duty cycle.	45	55	%
F <sub>TCECLK</sub>	Trace clock frequency.	–	125	MHz

**Notes:**

1. The test conditions are configured to the LVCMS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 60: PS-GTR Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequencies supported.	PCI Express	100 MHz			
		SATA	125 MHz or 150 MHz			
		USB 3.0	26 MHz, 52 MHz, or 100 MHz			
		DisplayPort	27 MHz, 108 MHz, or 135 MHz			
		SGMII	125 MHz			
$T_{RCLK}$	Reference clock rise time.	20% – 80%	–	200	–	ps
$T_{FCLK}$	Reference clock fall time.	80% – 20%	–	200	–	ps
$T_{DCREF}$	Reference clock duty cycle.	Transceiver PLL only.	40	–	60	%
		USB 3.0 with reference clock <40 MHz.	47.5	–	52.5	%

Table 61: PS-GTR Transceiver Reference Clock Oscillator Selection Phase Noise Mask

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
PLL <sub>REFCLKMASK</sub>	PLL reference clock select phase noise mask at REFCLK frequency = 25 MHz.	100	–	–	-102	dBc/Hz
		1 KHz	–	–	-124	
		10 KHz	–	–	-132	
		100 KHz	–	–	-139	
		1 MHz	–	–	-152	
		10 MHz	–	–	-154	
	PLL reference clock select phase noise mask at REFCLK frequency = 50 MHz.	100	–	–	-96	dBc/Hz
		1 KHz	–	–	-118	
		10 KHz	–	–	-126	
		100 KHz	–	–	-133	
		1 MHz	–	–	-146	
		10 MHz	–	–	-148	
	PLL reference clock select phase noise mask at REFCLK frequency = 100 MHz.	100	–	–	-90	dBc/Hz
		1 KHz	–	–	-112	
		10 KHz	–	–	-120	
		100 KHz	–	–	-127	
		1 MHz	–	–	-140	
		10 MHz	–	–	-142	
	PLL reference clock select phase noise mask at REFCLK frequency = 125 MHz.	100	–	–	-88	dBc/Hz
		1 KHz	–	–	-110	
		10 KHz	–	–	-118	
		100 KHz	–	–	-125	
		1 MHz	–	–	-138	
		10 MHz	–	–	-140	
	PLL reference clock select phase noise mask at REFCLK frequency = 150 MHz.	100	–	–	-86	dBc/Hz
		1 KHz	–	–	-108	
		10 KHz	–	–	-116	
		100 KHz	–	–	-123	
		1 MHz	–	–	-136	
		10 MHz	–	–	-138	

**Notes:**

- For reference clock frequencies not in this table, use the phase noise mask for the nearest reference clock frequency.

Table 62: PS-GTR Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTRTX</sub>	Serial data rate range.		1.25	–	6.0	Gb/s
T <sub>RTX</sub>	TX rise time.	20%–80%	–	65	–	ps
T <sub>FTX</sub>	TX fall time.	80%–20%	–	65	–	ps

Table 72: MIPI D-PHY Performance

Description	I/O Bank Type	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3 <sup>(1)</sup>	-2 <sup>(1)</sup>	-1	-2	-1		
MIPI D-PHY transmitter or receiver.	HP	1500	1500	1260	1260	1260	Mb/s	

**Notes:**

1. In the SBVA484 package, the data rate is 1260 Mb/s.

Table 73: LVDS Native-Mode 1000BASE-X Support<sup>(1)</sup>

Description	I/O Bank Type	Speed Grade and V <sub>CCINT</sub> Operating Voltages				
		0.90V	0.85V		0.72V	
		-3	-2	-1	-2	-1
1000BASE-X	HP	Yes				

**Notes:**

1. 1000BASE-X support is based on the *IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications* (IEEE Std 802.3-2008).

Table 74 provides the maximum data rates for applicable memory standards using the Zynq UltraScale+ MPSoC memory PHY. Refer to [Memory Interfaces](#) for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the *UltraScale Architecture PCB Design Guide* ([UG583](#)), electrical analysis, and characterization of the system.

Table 74: Maximum Physical Interface (PHY) Rate for Memory Interfaces

Memory Standard	Package <sup>(1)</sup>	DRAM Type	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
DDR4	All FFV packages and FBVB900	Single rank component	2666	2666	2400	2400	2133	Mb/s	
		1 rank DIMM <sup>(2)(3)(4)</sup>	2400	2400	2133	2133	1866	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	2133	2133	1866	1866	1600	Mb/s	
		4 rank DIMM <sup>(2)(6)</sup>	1600	1600	1333	1333	N/A	Mb/s	
	SFVC784	Single rank component	2400	2400	2133	2133	1866	Mb/s	
		1 rank DIMM <sup>(2)(3)</sup>	2133	2133	1866	1866	1600	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	1866	1866	1600	1600	1600	Mb/s	
DDR3	All FFV packages and FBVB900	Single rank component	2133	2133	2133	2133	1866	Mb/s	
		1 rank DIMM <sup>(2)(3)</sup>	1866	1866	1866	1866	1600	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	1600	1600	1600	1600	1333	Mb/s	
		4 rank DIMM <sup>(2)(6)</sup>	1066	1066	1066	1066	800	Mb/s	
	SFVC784	Single rank component	1866	1866	1866	1866	1600	Mb/s	
		1 rank DIMM <sup>(2)(3)</sup>	1600	1600	1600	1600	1600	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	1600	1600	1600	1600	1333	Mb/s	
		4 rank DIMM <sup>(2)(6)</sup>	1066	1066	1066	1066	800	Mb/s	



## Input Delay Measurement Methodology

Table 78 shows the test setup parameters used for measuring input delay.

Table 78: Input Delay Measurement Methodology

Description	I/O Standard Attribute	$V_L^{(1)(2)}$	$V_H^{(1)(2)}$	$V_{MEAS}^{(1)(4)(6)}$	$V_{REF}^{(1)(3)(5)}$
LVCMS, 1.2V	LVCMS12	0.1	1.1	0.6	—
LVCMS, LVDCI, HSLVDCI, 1.5V	LVCMS15, LVDCI_15, HSLVDCI_15	0.1	1.4	0.75	—
LVCMS, LVDCI, HSLVDCI, 1.8V	LVCMS18, LVDCI_18, HSLVDCI_18	0.1	1.7	0.9	—
LVCMS, 2.5V	LVCMS25	0.1	2.4	1.25	—
LVCMS, 3.3V	LVCMS33	0.1	3.2	1.65	—
LVTTL, 3.3V	LVTTL	0.1	3.2	1.65	—
HSTL (high-speed transceiver logic), class I, 1.2V	HSTL_I_12	$V_{REF} - 0.25$	$V_{REF} + 0.25$	$V_{REF}$	0.6
HSTL, class I, 1.5V	HSTL_I	$V_{REF} - 0.325$	$V_{REF} + 0.325$	$V_{REF}$	0.75
HSTL, class I, 1.8V	HSTL_I_18	$V_{REF} - 0.4$	$V_{REF} + 0.4$	$V_{REF}$	0.9
HSUL (high-speed unterminated logic), 1.2V	HSUL_12	$V_{REF} - 0.25$	$V_{REF} + 0.25$	$V_{REF}$	0.6
SSTL12 (stub series terminated logic), 1.2V	SSTL12	$V_{REF} - 0.25$	$V_{REF} + 0.25$	$V_{REF}$	0.6
SSTL135 and SSTL135 class II, 1.35V	SSTL135, SSTL135_II	$V_{REF} - 0.2875$	$V_{REF} + 0.2875$	$V_{REF}$	0.675
SSTL15 and SSTL15 class II, 1.5V	SSTL15, SSTL15_II	$V_{REF} - 0.325$	$V_{REF} + 0.325$	$V_{REF}$	0.75
SSTL18, class I and II, 1.8V	SSTL18_I, SSTL18_II	$V_{REF} - 0.4$	$V_{REF} + 0.4$	$V_{REF}$	0.9
POD10, 1.0V	POD10	$V_{REF} - 0.2$	$V_{REF} + 0.2$	$V_{REF}$	0.7
POD12, 1.2V	POD12	$V_{REF} - 0.24$	$V_{REF} + 0.24$	$V_{REF}$	0.84
DIFF_HSTL, class I, 1.2V	DIFF_HSTL_I_12	0.6 – 0.25	0.6 + 0.25	0 <sup>(6)</sup>	—
DIFF_HSTL, class I, 1.5V	DIFF_HSTL_I	0.75 – 0.325	0.75 + 0.325	0 <sup>(6)</sup>	—
DIFF_HSTL, class I, 1.8V	DIFF_HSTL_I_18	0.9 – 0.4	0.9 + 0.4	0 <sup>(6)</sup>	—
DIFF_HSUL, 1.2V	DIFF_HSUL_12	0.6 – 0.25	0.6 + 0.25	0 <sup>(6)</sup>	—
DIFF_SSTL, 1.2V	DIFF_SSTL12	0.6 – 0.25	0.6 + 0.25	0 <sup>(6)</sup>	—
DIFF_SSTL135 and DIFF_SSTL135 class II, 1.35V	DIFF_SSTL135, DIFF_SSTL135_II	0.675 – 0.2875	0.675 + 0.2875	0 <sup>(6)</sup>	—
DIFF_SSTL15 and DIFF_SSTL15 class II, 1.5V	DIFF_SSTL15, DIFF_SSTL15_II	0.75 – 0.325	0.75 + 0.325	0 <sup>(6)</sup>	—
DIFF_SSTL18_I, DIFF_SSTL18_II, 1.8V	DIFF_SSTL18_I, DIFF_SSTL18_II	0.9 – 0.4	0.9 + 0.4	0 <sup>(6)</sup>	—
DIFF_POD10, 1.0V	DIFF_POD10	0.5 – 0.2	0.5 + 0.2	0 <sup>(6)</sup>	—
DIFF_POD12, 1.2V	DIFF_POD12	0.6 – 0.25	0.6 + 0.25	0 <sup>(6)</sup>	—
LVDS (low-voltage differential signaling), 1.8V	LVDS	0.9 – 0.125	0.9 + 0.125	0 <sup>(6)</sup>	—
LVDS_25, 2.5V	LVDS_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	—

Table 78: Input Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	$V_L^{(1)(2)}$	$V_H^{(1)(2)}$	$V_{MEAS}^{(1)(4)(6)}$	$V_{REF}^{(1)(3)(5)}$
SUB_LVDS, 1.8V	SUB_LVDS	0.9 – 0.125	0.9 + 0.125	0 <sup>(6)</sup>	–
SLVS, 1.8V	SLVS_400_18	0.9 – 0.125	0.9 + 0.125	0 <sup>(6)</sup>	–
SLVS, 2.5V	SLVS_400_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
LVPECL, 2.5V	LVPECL	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
MIPI D-PHY (high speed) 1.2V	MIPI_DPHY_DCI_HS	0.2 – 0.125	0.2 + 0.125	0 <sup>(6)</sup>	–
MIPI D-PHY (low power) 1.2V	MIPI_DPHY_DCI_LP	0.715 – 0.2	0.715 + 0.2	0 <sup>(6)</sup>	–

**Notes:**

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 1.
6. The value given is the differential input voltage.

Table 104: GTH Transceiver Receiver Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
J <sub>T</sub> _SJ2.5	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(5)</sup>	0.30	—	—	UI
J <sub>T</sub> _SJ1.25	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(6)</sup>	0.30	—	—	UI
J <sub>T</sub> _SJ500	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s <sup>(7)</sup>	0.30	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
J <sub>T</sub> _TJSE3.2	Total jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
J <sub>T</sub> _TJSE6.6		6.6 Gb/s	0.70	—	—	UI
J <sub>T</sub> _SJSE3.2	Sinusoidal jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.10	—	—	UI
J <sub>T</sub> _SJSE6.6		6.6 Gb/s	0.10	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $10^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT\_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

## GTH Transceiver Electrical Compliance

The *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 105](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 110: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Speed Grades			Units
$F_{GTYDRPCLK}$	GTYDRPCLK maximum frequency.	250			MHz

Table 111: GTY Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range.		60	—	820	MHz
$T_{RCLK}$	Reference clock rise time.	20% – 80%	—	200	—	ps
$T_{FCLK}$	Reference clock fall time.	80% – 20%	—	200	—	ps
$T_{DCREF}$	Reference clock duty cycle.	Transceiver PLL only	40	50	60	%

Table 112: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask<sup>(1)</sup>

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
$QPLL_{REFCLKMASK}$	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	—	—	-112	dBc/Hz
		100 kHz	—	—	-128	
		1 MHz	—	—	-145	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-103	dBc/Hz
		100 kHz	—	—	-123	
		1 MHz	—	—	-143	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	—	—	-98	dBc/Hz
		100 kHz	—	—	-117	
		1 MHz	—	—	-140	
$CPLL_{REFCLKMASK}$	CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	—	—	-112	dBc/Hz
		100 kHz	—	—	-128	
		1 MHz	—	—	-145	
		50 MHz	—	—	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-103	dBc/Hz
		100 kHz	—	—	-123	
		1 MHz	—	—	-143	
		50 MHz	—	—	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	—	—	-98	dBc/Hz
		100 kHz	—	—	-117	
		1 MHz	—	—	-140	
		50 MHz	—	—	-144	

**Notes:**

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 113: GTY Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T <sub>LOCK</sub>	Initial PLL lock.		—	—	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	37 x 10 <sup>6</sup>	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	2.3 x 10 <sup>6</sup>	UI

Table 114: GTY Transceiver User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units	
				0.90V	0.85V		0.72V			
		Internal Logic	Interconnect Logic	-3 <sup>(2)</sup>	-2 <sup>(2)(3)</sup>	-1 <sup>(4)(5)</sup>	-2 <sup>(3)</sup>	-1 <sup>(5)</sup>		
F <sub>TXOUTPMA</sub>	TXOUTCLK maximum frequency sourced from OUTCLKPMA	511.719	511.719	402.833	402.833	322.266	322.266	MHz		
F <sub>RXOUTPMA</sub>	RXOUTCLK maximum frequency sourced from OUTCLKPMA	511.719	511.719	402.833	402.833	322.266	322.266	MHz		
F <sub>TXOUTPROGDIV</sub>	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK	511.719	511.719	511.719	511.719	511.719	511.719	MHz		
F <sub>RXOUTPROGDIV</sub>	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK	511.719	511.719	511.719	511.719	511.719	511.719	MHz		
F <sub>TXIN</sub>	TXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz	
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz	
		64	64, 128	511.719	440.781	402.832	402.832	195.313	MHz	
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz	
		40	40, 80	409.375	409.375	312.500	350.000	257.813	MHz	
		80	80, 160	409.375	352.625	322.266	352.625	156.250	MHz	
F <sub>RXIN</sub>	RXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz	
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz	
		64	64, 128	511.719	440.781	402.832	402.832	195.313	MHz	
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz	
		40	40, 80	409.375	409.375	312.500	350.000	257.813	MHz	
		80	80, 160	409.375	352.625	322.266	352.625	156.250	MHz	

Table 115: GTY Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTYTX</sub>	Serial data rate range		0.500	–	F <sub>GTYMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	–	21	–	ps
T <sub>FTX</sub>	TX fall time	80%–20%	–	21	–	ps
T <sub>LSSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		–	–	500.00	ps
T <sub>J32.75</sub>	Total jitter <sup>(2)(4)</sup>	32.75 Gb/s	–	–	0.35	UI
D <sub>J32.75</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.19	UI
T <sub>J28.21</sub>	Total jitter <sup>(2)(4)</sup>	28.21 Gb/s	–	–	0.28	UI
D <sub>J28.21</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J16.375</sub>	Total jitter <sup>(2)(4)</sup>	16.375 Gb/s	–	–	0.28	UI
D <sub>J16.375</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J15.0</sub>	Total jitter <sup>(2)(4)</sup>	15.0 Gb/s	–	–	0.28	UI
D <sub>J15.0</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.1 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.025 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J13.1</sub>	Total jitter <sup>(2)(4)</sup>	13.1 Gb/s	–	–	0.28	UI
D <sub>J13.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
D <sub>J12.5_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	12.5 Gb/s	–	–	0.33	UI
D <sub>J12.5_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J11.3_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	11.3 Gb/s	–	–	0.28	UI
D <sub>J11.3_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
D <sub>J10.3125_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	10.3125 Gb/s	–	–	0.33	UI
D <sub>J10.3125_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
D <sub>J9.953_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	9.953 Gb/s	–	–	0.33	UI
D <sub>J9.953_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J8.0</sub>	Total jitter <sup>(3)(4)</sup>	8.0 Gb/s	–	–	0.32	UI
D <sub>J8.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J6.6</sub>	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	–	–	0.30	UI
D <sub>J6.6</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J5.0</sub>	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	–	–	0.30	UI
D <sub>J5.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J4.25</sub>	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	–	–	0.30	UI
D <sub>J4.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI

Table 117: GTY Transceiver Protocol List (Cont'd)

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
Serial RapidIO	RapidIO specification 3.1	1.25–10.3125	Compliant
DisplayPort	DP 1.2B CTS	1.62–5.4	Compliant <sup>(3)</sup>
Fibre channel	FC-PI-4	1.0625–14.025	Compliant
SATA Gen1, 2, 3	Serial ATA revision 3.0 specification	1.5, 3.0, and 6.0	Compliant
SAS Gen1, 2, 3	T10/BSR INCITS 519	3.0, 6.0, and 12.0	Compliant
SFI-5	OIF-SFI5-01.0	0.625 - 12.5	Compliant
Aurora	CEI-6G, CEI-11G-LR	All rates	Compliant

**Notes:**

1. 25 dB loss at Nyquist without FEC.
2. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
3. This protocol requires external circuitry to achieve compliance.

## Revision History

The following table shows the revision history for this document.

Date	Version	Description of Revisions
04/20/2017	1.3	<p>Updated <a href="#">Table 25</a>, <a href="#">Table 26</a>, and <a href="#">Table 27</a> to production release for the following devices/speed/temperature grades in Vivado Design Suite 2017.1.</p> <p>XCZU2CG and XCZU2EG: -2E, -2I, -1E, -1I      XCZU3CG and XCZU3EG: -2E, -2I, -1E, -1I      XCZU6CG and XCZU6EG: -2E, -2I, -1E, -1I      XCZU9CG and XCZU9EG: -2E, -2I, -1E, -1I</p> <p>Added -2E (<math>V_{CCINT} = 0.85V</math>) speed grade where applicable. Removed -3E speed grade from the XCZU2 and XCZU3 devices in <a href="#">Table 26</a> and where applicable.</p> <p>In <a href="#">Table 1</a>, updated values and <a href="#">Note 2</a>. In <a href="#">Table 2</a>, added or updated many of the notes. Updated <a href="#">Table 4</a> including the notes and added <a href="#">Note 6</a>. Moved and updated <a href="#">Table 5</a>. Added <a href="#">Table 8</a>. Updated <a href="#">Table 9</a> and added <a href="#">Note 4</a>. Updated <a href="#">Table 10</a> and added <a href="#">Note 1</a>.</p> <p>Revised <math>V_{ICM}</math> in <a href="#">Table 23</a>. Updated <a href="#">Table 30</a> and removed Note 1. Added <a href="#">Table 31</a> and <a href="#">Table 32</a>. Updated <a href="#">Table 33</a> and removed <math>F_{FTMCLK}</math>. Updated <math>T_{RFPSCLK}</math> in <a href="#">Table 34</a>. Updated <a href="#">Note 1</a> in <a href="#">Table 37</a>. Updated <a href="#">Table 39</a>. Removed the <i>PS NAND Memory Controller Interface</i> section. Significant changes to <a href="#">Table 41</a> and removed Note 3. Significant changes to <a href="#">Table 42</a> and updated <a href="#">Note 1</a>. Removed <math>F_{TSU\_REF\_CLK}</math> from <a href="#">Table 44</a>. Revised <a href="#">Table 45</a> and added <a href="#">Note 2</a> and <a href="#">Note 3</a>. Revised <a href="#">Table 46</a> and added <a href="#">Note 2</a> and <a href="#">Note 3</a>. Updated <a href="#">Table 48</a>. Updated <a href="#">Table 51</a> and removed Note 2. Revised <a href="#">Table 52</a>. Revised many of the tables in the <i>PS-GTR Transceiver</i> section. Revised <a href="#">Table 70</a> and <a href="#">Table 71</a>. Removed Note 8 from <a href="#">Table 74</a>.</p> <p>Updated the values in <a href="#">Table 75</a>, <a href="#">Table 76</a>, <a href="#">Table 77</a>, <a href="#">Table 80</a>, <a href="#">Table 87</a>, <a href="#">Table 88</a>, <a href="#">Table 89</a>, <a href="#">Table 90</a>, and <a href="#">Table 91</a> to the Vivado Design Suite 2017.1 speed specifications.</p> <p>Updated the values in <a href="#">Table 81</a> and <a href="#">Table 82</a>. Added values to <a href="#">Table 92</a>. Updated <a href="#">Table 93</a>. Revised <math>D_{VPPOUT}</math> in <a href="#">Table 94</a>. Update the values in <a href="#">Table 96</a>. Added <a href="#">Note 6</a> to <a href="#">Table 102</a>. Updated <a href="#">Table 103</a> and <a href="#">Table 104</a>. Revised <math>D_{VPPOUT}</math> in <a href="#">Table 106</a>. Updated the values in <a href="#">Table 108</a>. In <a href="#">Table 109</a> updated the -1 (0.85V) specifications and removed Note 1. In <a href="#">Table 114</a> updated the -1 (0.85V) specifications and added <a href="#">Note 6</a>. In <a href="#">Table 115</a> and <a href="#">Table 116</a>, added the 28.21 jitter tolerance values and revised the notes. Revised the <i>Integrated Interface Block for Interlaken</i> and <i>Integrated Interface Block for 100G Ethernet MAC and PCS</i> sections. Revised the <i>Configuration Switching Characteristics</i> section. Removed the <i>eFUSE Programming Conditions</i> table and added the specifications to <a href="#">Table 2</a> and <a href="#">Table 3</a>.</p>