

Welcome to [E-XFL.COM](#)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™ -R5 with CoreSight™
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	500MHz, 1.2GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 103K+ Logic Cells
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	625-BFBGA, FCBGA
Supplier Device Package	625-FCBGA (21x21)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xczu2cg-1sfva625e">https://www.e-xfl.com/product-detail/xilinx/xczu2cg-1sfva625e</a>

Table 8:  $V_{PSIN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for PS I/O Banks<sup>(1)</sup>

AC Voltage Overshoot	% of UI at -40°C to 100°C	AC Voltage Undershoot	% of UI at -40°C to 100°C
$V_{CCO\_PSIO} + 0.30$	100%	-0.30	100%
$V_{CCO\_PSIO} + 0.35$	100%	-0.35	75%
$V_{CCO\_PSIO} + 0.40$	100%	-0.40	45%
$V_{CCO\_PSIO} + 0.45$	100%	-0.45	40%
$V_{CCO\_PSIO} + 0.50$	75%	-0.50	10%
$V_{CCO\_PSIO} + 0.55$	75%	-0.55	6%
$V_{CCO\_PSIO} + 0.60$	60%	-0.60	2%
$V_{CCO\_PSIO} + 0.65$	30%	-0.65	0%
$V_{CCO\_PSIO} + 0.70$	20%	-0.70	0%
$V_{CCO\_PSIO} + 0.75$	10%	-0.75	0%
$V_{CCO\_PSIO} + 0.80$	10%	-0.80	0%
$V_{CCO\_PSIO} + 0.85$	8%	-0.85	0%
$V_{CCO\_PSIO} + 0.90$	6%	-0.90	0%
$V_{CCO\_PSIO} + 0.95$	6%	-0.95	0%

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

# Power Supply Sequencing

## PS Power-On/Off Power Supply Sequencing

The low-power domain (LPD) must operate before the full-power domain (FPD) can function. The low-power and full-power domains can be powered simultaneously. The PS\_POR\_B input must be asserted to GND during the power-on sequence (see [Table 37](#)). The FPD (when used) must be powered before PS\_POR\_B is released.

To achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-on sequence for the low-power domain (LPD) is listed. The recommended power-off sequence is the reverse of the power-on sequence.

1.  $V_{CC\_PSINTLP}$
2.  $V_{CC\_PSAUX}$ ,  $V_{CC\_PSADC}$ , and  $V_{CC\_PSPLL}$  in any order or simultaneously.
3.  $V_{CCO\_PSIO}$

To achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-on sequence for the full-power domain (FPD) is listed. The recommended power-off sequence is the reverse of the power-on sequence.

1.  $V_{CC\_PSINTFP}$  and  $V_{CC\_PSINTFP\_DDR}$  driven from the same supply source.
2.  $V_{PS\_MGTRAVCC}$  and  $V_{CC\_PSDDR\_PLL}$  in any order or simultaneously.
3.  $V_{PS\_MGTRAVTT}$  and  $V_{CCO\_PSDDR}$  in any order or simultaneously.

## PL Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCINT\_IO}/V_{CCBRAM}/V_{CCINT\_VCU}$ ,  $V_{CCAUX}/V_{CCAUX\_IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCINT\_IO}/V_{CCBRAM}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCINT\_IO}$  must be connected to  $V_{CCBRAM}$ . If  $V_{CCAUX}/V_{CCAUX\_IO}$  and  $V_{CCO}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCAUX}$  and  $V_{CCAUX\_IO}$  must be connected together.  $V_{CCADC}$  and  $V_{REF}$  can be powered at any time and have no power-up sequencing requirements.

The recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

## PL I/O Levels

Table 14: SelectIO DC Input and Output Levels For HD I/O Banks<sup>(1)(2)(3)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	8.0	-8.0
HSTL_I_18	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	8.0	-8.0
HSUL_12	-0.300	V <sub>REF</sub> - 0.130	V <sub>REF</sub> + 0.130	V <sub>CCO</sub> + 0.300	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
LVCMOS12	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVCMOS15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS25	-0.300	0.700	1.700	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 5	Note 5
LVCMOS33	-0.300	0.800	2.000	3.400	0.400	V <sub>CCO</sub> - 0.400	Note 5	Note 5
LVTTL	-0.300	0.800	2.000	3.400	0.400	2.400	Note 5	Note 5
SSTL12	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	14.25	-14.25
SSTL135	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	8.9	-8.9
SSTL135_II	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	13.0	-13.0
SSTL15	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	8.9	-8.9
SSTL15_II	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	13.0	-13.0
SSTL18_I	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.470	V <sub>CCO</sub> /2 + 0.470	8.0	-8.0
SSTL18_II	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.600	V <sub>CCO</sub> /2 + 0.600	13.4	-13.4
MIPI_DPHY_DCI_LP <sup>(6)</sup>	-0.300	0.550	0.880	V <sub>CCO</sub> + 0.300	0.050	1.100	0.01	-0.01

### Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
- Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.
- Low-power option for MIPI\_DPHY\_DCI.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 26](#) correlates the current status of the Zynq UltraScale+ MPSoC on a per speed grade basis. See [Table 3](#) for operating voltages listed by speed grade.

*Table 26: Speed Grade Designations by Device*

Device	Speed Grade, Temperature Ranges, and $V_{CCINT}$ Operating Voltages		
	Advance	Preliminary	Production
XCZU2CG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU2EG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU3CG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU3EG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU4CG	-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU4EG	-3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU4EV	-3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU5CG	-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

**Table 27** lists the production released Zynq UltraScale+ MPSoC, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 27: Zynq UltraScale+ MPSoC Device Production Software and Speed Specification Release**

Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages						
	0.90V		0.85V			0.72V	
	-3	-2	-1	-2L	-1L	-2L	-1L
XCZU2CG	N/A	Vivado tools 2017.1 v1.10					
XCZU2EG	N/A	Vivado tools 2017.1 v1.10					
XCZU3CG	N/A	Vivado tools 2017.1 v1.10					
XCZU3EG	N/A	Vivado tools 2017.1 v1.10					
XCZU4CG	N/A						
XCZU4EG							
XCZU4EV							
XCZU5CG	N/A						
XCZU5EG							
XCZU5EV							
XCZU6CG	N/A	Vivado tools 2017.1 v1.10					
XCZU6EG		Vivado tools 2017.1 v1.10					
XCZU7CG	N/A						
XCZU7EG							
XCZU7EV							
XCZU9CG	N/A	Vivado tools 2017.1 v1.10					
XCZU9EG		Vivado tools 2017.1 v1.10					
XCZU11EG							
XCZU15EG							
XCZU17EG							
XCZU19EG							

**Notes:**

1. See [Table 3](#) for the complete list of operating voltages by speed grade.
2. Blank entries indicate a device and/or speed grade in Advance or Preliminary status.

## PS Configuration

Table 39: Processor Configuration Access Port Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V	0.72V				
		-3	-2	-1	-2	-1		
F <sub>PCAPCK</sub>	Maximum processor configuration access port (PCAP) frequency.	200	200	200	150	150	MHz	

Table 40: Boundary-Scan Port Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V	0.72V				
		-3	-2	-1	-2	-1		
F <sub>TCK</sub>	JTAG clock maximum frequency.	25	25	25	15	15	MHz	
T <sub>TAPTCK/TCKTAP</sub>	TMS and TDI setup and hold.	4.0/2.0	4.0/2.0	4.0/2.0	5.0/2.0	5.0/2.0	ns, Min	
T <sub>TCKTDO</sub>	TCK falling edge to TDO output.	16.1	16.1	16.1	24	24	ns, Max	

**Notes:**

1. The test conditions are configured to the LVC MOS 3.3V I/O standard with a 12 mA drive strength.

# PS Interface Specifications

## PS Quad-SPI Controller Interface

Table 41: Generic Quad-SPI Interface<sup>(1)</sup>

Symbol	Description	Load Conditions <sup>(2)</sup>	Min	Max	Units
<b>Quad-SPI device clock frequency operating at 150 MHz. Loopback enabled. LVC MOS 1.8V I/O standard.</b>					
T <sub>DCQSPICLK1</sub>	Quad-SPI clock duty cycle.	15 pF	45	55	%
T <sub>QSPISSSCLK1</sub>	Slave select asserted to next clock edge.	15 pF	5.0	—	ns
T <sub>QSPISCLKS1</sub>	Clock edge to slave select deasserted.	15 pF	5.0	—	ns
T <sub>QSPICKO1</sub>	Clock to output delay, all outputs.	15 pF	2.9	4.5	ns
T <sub>QSPIDCK1</sub>	Setup time, all inputs.	15 pF	0.9	—	ns
T <sub>QSPICKD1</sub>	Hold time, all inputs.	15 pF	1.0	—	ns
F <sub>QSPICLK1</sub>	Quad-SPI device clock frequency.	15 pF	—	150	MHz
F <sub>QSPIREFCLK1</sub>	Quad-SPI reference clock frequency.	15 pF	—	300	MHz
<b>Quad-SPI device clock frequency operating at 100 MHz. Loopback enabled. LVC MOS 1.8V I/O standard.</b>					
T <sub>DCQSPICLK2</sub>	Quad-SPI clock duty cycle.	15 pF	45	55	%
		30 pF	45	55	%
T <sub>QSPISSSCLK2</sub>	Slave select asserted to next clock edge.	15 pF	5.0	—	ns
		30 pF	5.0	—	ns
T <sub>QSPISCLKS2</sub>	Clock edge to slave select deasserted.	15 pF	5.0	—	ns
		30 pF	5.0	—	ns
T <sub>QSPICKO2</sub>	Clock to output delay, all outputs.	15 pF	3.2	7.4	ns
		30 pF	3.2	7.4	ns
T <sub>QSPIDCK2</sub>	Setup time, all inputs.	15 pF	2.3	—	ns
		30 pF	2.3	—	ns
T <sub>QSPICKD2</sub>	Hold time, all inputs.	15 pF	0.0	—	ns
		30 pF	0.0	—	ns
F <sub>QSPICLK2</sub>	Quad-SPI device clock frequency.	15 pF	—	100	MHz
		30 pF	—	100	MHz
F <sub>QSPIREFCLK2</sub>	Quad-SPI reference clock frequency.	15 pF	—	200	MHz
		30 pF	—	200	MHz

**Notes:**

1. The test conditions are configured for the generic Quad-SPI interface at 150/100 MHz with a 12 mA drive strength and fast slew rate.
2. 30 pF loads are for dual-parallel stacked or stacked modes.

## PS Gigabit Ethernet Controller Interface

Table 44: RGMII Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
T <sub>DGEMTXCLK</sub>	Transmit clock duty cycle.	45	55	%
T <sub>GEMTXCKO</sub>	TXD output clock to out time.	-0.5	0.5	ns
T <sub>GEMRXDCK</sub>	RXD input setup time.	0.8	—	ns
T <sub>GEMRXCKD</sub>	RXD input hold time.	0.8	—	ns
T <sub>MdioCLK</sub>	MDC output clock period.	400	—	ns
T <sub>MdioCKL</sub>	MDC low time.	160	—	ns
T <sub>MdioCKH</sub>	MDC high time.	160	—	ns
T <sub>MdiODCK</sub>	MDIO input data setup time.	80	—	ns
T <sub>MdiOCKD</sub>	MDIO input data hold time.	0.0	—	ns
T <sub>MdiOCKO</sub>	MDIO output data delay time.	-1.0	15	ns
F <sub>GETXCLK</sub>	RGMII_TX_CLK transmit clock frequency.	—	125	MHz
F <sub>GERXCLK</sub>	RGMII_RX_CLK receive clock frequency.	—	125	MHz
F <sub>ENET_REF_CLK</sub>	Ethernet reference clock frequency.	—	125	MHz

**Notes:**

1. The test conditions are configured to the LVCMS 2.5V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

## PS SD/SDIO Controller Interface

Table 45: SD/SDIO Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
<b>SD/SDIO Interface DDR50 Mode</b>				
T <sub>DCDDRCLK</sub>	SD device clock duty cycle.	45	55	%
T <sub>SDDDRCK01</sub>	Clock to output delay, data. <sup>(2)</sup>	1.0	6.8	ns
T <sub>SDDRIVW</sub>	Input valid data window. <sup>(3)</sup>	3.5	—	ns
T <sub>SDDDRDCK2</sub>	Input setup time, command.	4.7	—	ns
T <sub>SDDDRCKD2</sub>	Input hold time, command.	1.5	—	ns
T <sub>SDDDRCK02</sub>	Clock to output delay, command.	1.0	13.8	ns
F <sub>SDDDRCLK</sub>	High-speed mode SD device clock frequency.	—	50	MHz
<b>SD/SDIO Interface SDR104</b>				
T <sub>DCSDHSCLK1</sub>	SD device clock duty cycle.	40	60	%
T <sub>SdSDRCK01</sub>	Clock to output delay, all outputs. <sup>(2)</sup>	1.0	3.2	ns
T <sub>SdSDR1IVW</sub>	Input valid data window. <sup>(3)</sup>	0.5	—	UI
F <sub>SdSDRCLK1</sub>	SDR104 mode device clock frequency.	—	200	MHz
<b>SD/SDIO Interface SDR50/25</b>				
T <sub>DCSDHSCLK2</sub>	SD device clock duty cycle.	40	60	%
T <sub>SdSDRCK02</sub>	Clock to output delay, all outputs. <sup>(2)</sup>	1.0	6.8	ns
T <sub>SdSDR2IVW</sub>	Input valid data window. <sup>(3)</sup>	0.3	—	UI

## PS eMMC Standard Interface

Table 46: eMMC Standard Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
<b>eMMC Standard Interface</b>				
T <sub>DCEMMCHSCLK</sub>	eMMC clock duty cycle.	45	55	%
T <sub>E姚MCHSCKO</sub>	Clock to output delay, all outputs.	-2.0	4.5	ns
T <sub>E姚MCHSDCK</sub>	Input setup time, all inputs.	2.0	-	ns
T <sub>E姚MCHSCKD</sub>	Input hold time, all inputs.	2.0	-	ns
F <sub>E姚MCHSCLK</sub>	eMMC clock frequency.	-	25	MHz
<b>eMMC High-Speed SDR Interface</b>				
T <sub>DCEMMCHSCLK</sub>	eMMC high-speed SDR clock duty cycle.	45	55	%
T <sub>E姚MCHSCKO</sub>	Clock to output delay, all outputs. <sup>(2)</sup>	3.2	16.8	ns
T <sub>E姚MCHSDIVW</sub>	Input valid data window. <sup>(3)</sup>	0.4	-	UI
F <sub>E姚MCHSCLK</sub>	eMMC high speed SDR clock frequency.	-	50	MHz
<b>eMMC High-Speed DDR Interface</b>				
T <sub>DCEMMCDRCLK</sub>	eMMC high-speed DDR clock duty cycle.	45	55	%
T <sub>E姚MCDRSCKO1</sub>	Data clock to output delay. <sup>(2)</sup>	2.7	7.3	ns
T <sub>E姚MCSDRIVW</sub>	Input valid data window. <sup>(3)</sup>	3.5	-	ns
T <sub>E姚MCDDRCKO2</sub>	Command clock to output delay.	3.2	16	ns
T <sub>E姚MCDDRCK2</sub>	Command input setup time.	3.9	-	ns
T <sub>E姚MCDDRCKD2</sub>	Command input hold time.	2.5	-	ns
F <sub>E姚MCDDRCLK</sub>	eMMC high-speed DDR clock frequency.	-	50	MHz
<b>eMMC HS200 Interface</b>				
T <sub>DCEMMCHS200CLK</sub>	eMMC HS200 clock duty cycle.	40	60	%
T <sub>E姚MCHS200CKO</sub>	Clock to output delay, all outputs. <sup>(2)</sup>	1.0	3.4	ns
T <sub>E姚MCSDRIVW</sub>	Input valid data window. <sup>(3)</sup>	0.4	-	UI
F <sub>E姚MCHS200CLK</sub>	eMMC HS200 clock frequency.	-	200	MHz

### Notes:

1. The test conditions for eMMC standard mode use an 8 mA drive strength, fast slew rate, and a 30 pF load. For eMMC high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other eMMC modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

## PS I2C Controller Interface

Table 47: I2C Interface<sup>(1)</sup>

Symbol	Description	Min	Max	Units
<b>I2C Fast-mode Interface</b>				
T <sub>I2CFCKL</sub>	SCL Low time.	1.3	–	μs
T <sub>I2CFCKH</sub>	SCL High time.	0.6	–	μs
T <sub>I2CFCKO</sub>	SDA clock to out delay.	–	900	ns
T <sub>I2CFDCK</sub>	SDA input setup time.	100	–	ns
F <sub>I2CFCLK</sub>	SCL clock frequency.	–	400	KHz
<b>I2C Standard-mode Interface</b>				
T <sub>I2CSCKL</sub>	SCL Low time.	4.7	–	μs
T <sub>I2CSCKH</sub>	SCL High time.	4.0	–	μs
T <sub>I2CSCKO</sub>	SDA clock to out delay.	–	3450	ns
T <sub>I2CSDCK</sub>	SDA input setup time.	250	–	ns
F <sub>I2CSCLK</sub>	SCL clock frequency.	–	100	KHz

**Notes:**

1. The test conditions are configured to the LVC MOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 60: PS-GTR Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequencies supported.	PCI Express	100 MHz			
		SATA	125 MHz or 150 MHz			
		USB 3.0	26 MHz, 52 MHz, or 100 MHz			
		DisplayPort	27 MHz, 108 MHz, or 135 MHz			
		SGMII	125 MHz			
$T_{RCLK}$	Reference clock rise time.	20% – 80%	–	200	–	ps
$T_{FCLK}$	Reference clock fall time.	80% – 20%	–	200	–	ps
$T_{DCREF}$	Reference clock duty cycle.	Transceiver PLL only.	40	–	60	%
		USB 3.0 with reference clock <40 MHz.	47.5	–	52.5	%

Table 61: PS-GTR Transceiver Reference Clock Oscillator Selection Phase Noise Mask

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
PLL <sub>REFCLKMASK</sub>	PLL reference clock select phase noise mask at REFCLK frequency = 25 MHz.	100	–	–	-102	dBc/Hz
		1 KHz	–	–	-124	
		10 KHz	–	–	-132	
		100 KHz	–	–	-139	
		1 MHz	–	–	-152	
		10 MHz	–	–	-154	
	PLL reference clock select phase noise mask at REFCLK frequency = 50 MHz.	100	–	–	-96	dBc/Hz
		1 KHz	–	–	-118	
		10 KHz	–	–	-126	
		100 KHz	–	–	-133	
		1 MHz	–	–	-146	
		10 MHz	–	–	-148	
	PLL reference clock select phase noise mask at REFCLK frequency = 100 MHz.	100	–	–	-90	dBc/Hz
		1 KHz	–	–	-112	
		10 KHz	–	–	-120	
		100 KHz	–	–	-127	
		1 MHz	–	–	-140	
		10 MHz	–	–	-142	
	PLL reference clock select phase noise mask at REFCLK frequency = 125 MHz.	100	–	–	-88	dBc/Hz
		1 KHz	–	–	-110	
		10 KHz	–	–	-118	
		100 KHz	–	–	-125	
		1 MHz	–	–	-138	
		10 MHz	–	–	-140	
	PLL reference clock select phase noise mask at REFCLK frequency = 150 MHz.	100	–	–	-86	dBc/Hz
		1 KHz	–	–	-108	
		10 KHz	–	–	-116	
		100 KHz	–	–	-123	
		1 MHz	–	–	-136	
		10 MHz	–	–	-138	

**Notes:**

- For reference clock frequencies not in this table, use the phase noise mask for the nearest reference clock frequency.

Table 62: PS-GTR Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTRTX</sub>	Serial data rate range.		1.25	–	6.0	Gb/s
T <sub>RTX</sub>	TX rise time.	20%–80%	–	65	–	ps
T <sub>FTX</sub>	TX fall time.	80%–20%	–	65	–	ps

Table 72: MIPI D-PHY Performance

Description	I/O Bank Type	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3 <sup>(1)</sup>	-2 <sup>(1)</sup>	-1	-2	-1		
MIPI D-PHY transmitter or receiver.	HP	1500	1500	1260	1260	1260	Mb/s	

**Notes:**

1. In the SBVA484 package, the data rate is 1260 Mb/s.

Table 73: LVDS Native-Mode 1000BASE-X Support<sup>(1)</sup>

Description	I/O Bank Type	Speed Grade and V <sub>CCINT</sub> Operating Voltages					
		0.90V		0.85V		0.72V	
		-3	-2	-1	-2	-1	
1000BASE-X	HP	Yes					

**Notes:**

1. 1000BASE-X support is based on the *IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications* (IEEE Std 802.3-2008).

Table 74 provides the maximum data rates for applicable memory standards using the Zynq UltraScale+ MPSoC memory PHY. Refer to [Memory Interfaces](#) for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the *UltraScale Architecture PCB Design Guide* ([UG583](#)), electrical analysis, and characterization of the system.

Table 74: Maximum Physical Interface (PHY) Rate for Memory Interfaces

Memory Standard	Package <sup>(1)</sup>	DRAM Type	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units	
			0.90V		0.85V		0.72V		
			-3	-2	-1	-2	-1		
DDR4	All FFV packages and FBVB900	Single rank component	2666	2666	2400	2400	2133	Mb/s	
		1 rank DIMM <sup>(2)(3)(4)</sup>	2400	2400	2133	2133	1866	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	2133	2133	1866	1866	1600	Mb/s	
		4 rank DIMM <sup>(2)(6)</sup>	1600	1600	1333	1333	N/A	Mb/s	
	SFVC784	Single rank component	2400	2400	2133	2133	1866	Mb/s	
		1 rank DIMM <sup>(2)(3)</sup>	2133	2133	1866	1866	1600	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	1866	1866	1600	1600	1600	Mb/s	
DDR3	All FFV packages and FBVB900	Single rank component	2133	2133	2133	2133	1866	Mb/s	
		1 rank DIMM <sup>(2)(3)</sup>	1866	1866	1866	1866	1600	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	1600	1600	1600	1600	1333	Mb/s	
		4 rank DIMM <sup>(2)(6)</sup>	1066	1066	1066	1066	800	Mb/s	
	SFVC784	Single rank component	1866	1866	1866	1866	1600	Mb/s	
		1 rank DIMM <sup>(2)(3)</sup>	1600	1600	1600	1600	1600	Mb/s	
		2 rank DIMM <sup>(2)(5)</sup>	1600	1600	1600	1600	1333	Mb/s	
		4 rank DIMM <sup>(2)(6)</sup>	1066	1066	1066	1066	800	Mb/s	

Table 75: IOB High Density (HD) Switching Characteristics (Cont'd)

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>					T <sub>OUTBUF_DELAY_O_PAD</sub>					T <sub>OUTBUF_DELAY_TD_PAD</sub>					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
HSTL_I_F	0.856	0.856	0.900	0.856	0.900	1.611	1.611	1.762	1.611	1.762	1.313	1.313	1.417	1.313	1.417	ns
HSTL_I_S	0.856	0.856	0.900	0.856	0.900	1.798	1.798	1.913	1.798	1.913	1.630	1.630	1.780	1.630	1.780	ns
HSUL_12_F	0.780	0.780	0.867	0.780	0.867	1.573	1.573	1.703	1.573	1.703	1.222	1.222	1.335	1.222	1.335	ns
HSUL_12_S	0.780	0.780	0.867	0.780	0.867	1.711	1.711	1.864	1.711	1.864	1.536	1.536	1.665	1.536	1.665	ns
LVCMOS12_F_12	0.918	0.918	0.976	0.918	0.976	1.689	1.689	1.856	1.689	1.856	1.202	1.202	1.317	1.202	1.317	ns
LVCMOS12_F_4	0.918	0.918	0.976	0.918	0.976	1.742	1.742	1.922	1.742	1.922	1.353	1.353	1.478	1.353	1.478	ns
LVCMOS12_F_8	0.918	0.918	0.976	0.918	0.976	1.714	1.714	1.879	1.714	1.879	1.292	1.292	1.432	1.292	1.432	ns
LVCMOS12_S_12	0.918	0.918	0.976	0.918	0.976	2.073	2.073	2.247	2.073	2.247	1.581	1.581	1.717	1.581	1.717	ns
LVCMOS12_S_4	0.918	0.918	0.976	0.918	0.976	1.979	1.979	2.182	1.979	2.182	1.633	1.633	1.772	1.633	1.772	ns
LVCMOS12_S_8	0.918	0.918	0.976	0.918	0.976	2.205	2.205	2.406	2.205	2.406	1.767	1.767	1.928	1.767	1.928	ns
LVCMOS15_F_12	0.905	0.905	0.958	0.905	0.958	1.713	1.713	1.892	1.713	1.892	1.275	1.275	1.428	1.275	1.428	ns
LVCMOS15_F_16	0.905	0.905	0.958	0.905	0.958	1.722	1.722	1.881	1.722	1.881	1.260	1.260	1.407	1.260	1.407	ns
LVCMOS15_F_4	0.905	0.905	0.958	0.905	0.958	1.825	1.825	1.959	1.825	1.959	1.453	1.453	1.557	1.453	1.557	ns
LVCMOS15_F_8	0.905	0.905	0.958	0.905	0.958	1.778	1.778	1.930	1.778	1.930	1.378	1.378	1.458	1.378	1.458	ns
LVCMOS15_S_12	0.905	0.905	0.958	0.905	0.958	1.991	1.991	2.139	1.991	2.139	1.516	1.516	1.648	1.516	1.648	ns
LVCMOS15_S_16	0.905	0.905	0.958	0.905	0.958	2.172	2.172	2.389	2.172	2.389	1.707	1.707	1.888	1.707	1.888	ns
LVCMOS15_S_4	0.905	0.905	0.958	0.905	0.958	2.313	2.313	2.483	2.313	2.483	1.952	1.952	2.123	1.952	2.123	ns
LVCMOS15_S_8	0.905	0.905	0.958	0.905	0.958	2.170	2.170	2.400	2.170	2.400	1.817	1.817	1.984	1.817	1.984	ns
LVCMOS18_F_12	0.915	0.915	0.958	0.915	0.958	1.805	1.805	1.962	1.805	1.962	1.383	1.383	1.471	1.383	1.471	ns
LVCMOS18_F_16	0.915	0.915	0.958	0.915	0.958	1.785	1.785	1.917	1.785	1.917	1.338	1.338	1.446	1.338	1.446	ns
LVCMOS18_F_4	0.915	0.915	0.958	0.915	0.958	1.868	1.868	2.013	1.868	2.013	1.472	1.472	1.599	1.472	1.599	ns
LVCMOS18_F_8	0.915	0.915	0.958	0.915	0.958	1.797	1.797	1.979	1.797	1.979	1.384	1.384	1.487	1.384	1.487	ns
LVCMOS18_S_12	0.915	0.915	0.958	0.915	0.958	2.201	2.201	2.408	2.201	2.408	1.762	1.762	1.894	1.762	1.894	ns
LVCMOS18_S_16	0.915	0.915	0.958	0.915	0.958	2.173	2.173	2.362	2.173	2.362	1.702	1.702	1.834	1.702	1.834	ns
LVCMOS18_S_4	0.915	0.915	0.958	0.915	0.958	2.346	2.346	2.567	2.346	2.567	1.951	1.951	2.092	1.951	2.092	ns
LVCMOS18_S_8	0.915	0.915	0.958	0.915	0.958	2.292	2.292	2.511	2.292	2.511	1.848	1.848	2.008	1.848	2.008	ns
LVCMOS25_F_12	0.988	0.988	1.042	0.988	1.042	2.153	2.153	2.453	2.153	2.453	1.692	1.692	1.856	1.692	1.856	ns
LVCMOS25_F_16	0.988	0.988	1.042	0.988	1.042	2.105	2.105	2.406	2.105	2.406	1.623	1.623	1.786	1.623	1.786	ns
LVCMOS25_F_4	0.988	0.988	1.042	0.988	1.042	2.344	2.344	2.554	2.344	2.554	1.842	1.842	2.039	1.842	2.039	ns
LVCMOS25_F_8	0.988	0.988	1.042	0.988	1.042	2.184	2.184	2.516	2.184	2.516	1.726	1.726	1.910	1.726	1.910	ns
LVCMOS25_S_12	0.988	0.988	1.042	0.988	1.042	2.558	2.558	2.840	2.558	2.840	1.971	1.971	2.194	1.971	2.194	ns
LVCMOS25_S_16	0.988	0.988	1.042	0.988	1.042	2.449	2.449	2.740	2.449	2.740	1.852	1.852	2.063	1.852	2.063	ns
LVCMOS25_S_4	0.988	0.988	1.042	0.988	1.042	2.770	2.770	3.066	2.770	3.066	2.224	2.224	2.458	2.224	2.458	ns
LVCMOS25_S_8	0.988	0.988	1.042	0.988	1.042	2.663	2.663	2.963	2.663	2.963	2.091	2.091	2.373	2.091	2.373	ns
LVCMOS33_F_12	1.154	1.154	1.213	1.154	1.213	2.415	2.415	2.651	2.415	2.651	1.754	1.754	1.915	1.754	1.915	ns
LVCMOS33_F_16	1.154	1.154	1.213	1.154	1.213	2.383	2.383	2.603	2.383	2.603	1.734	1.734	1.869	1.734	1.869	ns
LVCMOS33_F_4	1.154	1.154	1.213	1.154	1.213	2.541	2.541	2.765	2.541	2.765	1.932	1.932	2.135	1.932	2.135	ns
LVCMOS33_F_8	1.154	1.154	1.213	1.154	1.213	2.603	2.603	2.822	2.603	2.822	1.937	1.937	2.130	1.937	2.130	ns
LVCMOS33_S_12	1.154	1.154	1.213	1.154	1.213	2.705	2.705	3.047	2.705	3.047	2.049	2.049	2.318	2.049	2.318	ns
LVCMOS33_S_16	1.154	1.154	1.213	1.154	1.213	2.714	2.714	3.024	2.714	3.024	2.028	2.028	2.232	2.028	2.232	ns
LVCMOS33_S_4	1.154	1.154	1.213	1.154	1.213	2.999	2.999	3.340	2.999	3.340	2.320	2.320	2.610	2.320	2.610	ns

Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>					T <sub>OUTBUF_DELAY_O_PAD</sub>					T <sub>OUTBUF_DELAY_TD_PAD</sub>					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
LVCMOS18_F_8	0.418	0.418	0.445	0.418	0.445	0.573	0.573	0.600	0.573	0.600	0.733	0.733	0.767	0.733	0.767	ns
LVCMOS18_M_12	0.418	0.418	0.445	0.418	0.445	0.640	0.640	0.678	0.640	0.678	0.670	0.670	0.709	0.670	0.709	ns
LVCMOS18_M_2	0.418	0.418	0.445	0.418	0.445	0.798	0.798	0.822	0.798	0.822	0.991	0.991	1.016	0.991	1.016	ns
LVCMOS18_M_4	0.418	0.418	0.445	0.418	0.445	0.664	0.664	0.693	0.664	0.693	0.798	0.798	0.836	0.798	0.836	ns
LVCMOS18_M_6	0.418	0.418	0.445	0.418	0.445	0.629	0.629	0.663	0.629	0.663	0.735	0.735	0.775	0.735	0.775	ns
LVCMOS18_M_8	0.418	0.418	0.445	0.418	0.445	0.626	0.626	0.661	0.626	0.661	0.705	0.705	0.746	0.705	0.746	ns
LVCMOS18_S_12	0.418	0.418	0.445	0.418	0.445	0.795	0.795	0.861	0.795	0.861	0.683	0.683	0.721	0.683	0.721	ns
LVCMOS18_S_2	0.418	0.418	0.445	0.418	0.445	0.862	0.862	0.897	0.862	0.897	1.076	1.076	1.098	1.076	1.098	ns
LVCMOS18_S_4	0.418	0.418	0.445	0.418	0.445	0.716	0.716	0.758	0.716	0.758	0.829	0.829	0.872	0.829	0.872	ns
LVCMOS18_S_6	0.418	0.418	0.445	0.418	0.445	0.682	0.682	0.724	0.682	0.724	0.724	0.724	0.762	0.724	0.762	ns
LVCMOS18_S_8	0.418	0.418	0.445	0.418	0.445	0.707	0.707	0.760	0.707	0.760	0.709	0.709	0.745	0.709	0.745	ns
LVDCI_15_F	0.425	0.425	0.462	0.425	0.462	0.426	0.426	0.443	0.426	0.443	0.548	0.548	0.581	0.548	0.581	ns
LVDCI_15_M	0.425	0.425	0.462	0.425	0.462	0.553	0.553	0.582	0.553	0.582	0.645	0.645	0.685	0.645	0.685	ns
LVDCI_15_S	0.425	0.425	0.462	0.425	0.462	0.749	0.749	0.803	0.749	0.803	0.821	0.821	0.890	0.821	0.890	ns
LVDCI_18_F	0.414	0.414	0.447	0.414	0.447	0.441	0.441	0.459	0.441	0.459	0.560	0.560	0.589	0.560	0.589	ns
LVDCI_18_M	0.414	0.414	0.447	0.414	0.447	0.554	0.554	0.585	0.554	0.585	0.644	0.644	0.683	0.644	0.683	ns
LVDCI_18_S	0.414	0.414	0.447	0.414	0.447	0.760	0.760	0.818	0.760	0.818	0.837	0.837	0.899	0.837	0.899	ns
LVDS	0.539	0.539	0.620	0.539	0.620	0.626	0.626	0.662	0.626	0.662	960.447	960.447	960.447	960.447	960.447	ns
MIPI_DPHY_DCI_HS	0.386	0.386	0.415	0.386	0.415	0.502	0.502	0.522	0.502	0.522	N/A	N/A	N/A	N/A	N/A	ns
MIPI_DPHY_DCI_LP	8.438	8.438	8.792	8.438	8.792	0.914	0.914	0.937	0.914	0.937	N/A	N/A	N/A	N/A	N/A	ns
POD10_DCI_F	0.408	0.408	0.430	0.408	0.430	0.425	0.425	0.444	0.425	0.444	0.555	0.555	0.584	0.555	0.584	ns
POD10_DCI_M	0.408	0.408	0.430	0.408	0.430	0.542	0.542	0.571	0.542	0.571	0.640	0.640	0.681	0.640	0.681	ns
POD10_DCI_S	0.408	0.408	0.430	0.408	0.430	0.754	0.754	0.815	0.754	0.815	0.850	0.850	0.917	0.850	0.917	ns
POD10_F	0.407	0.407	0.430	0.407	0.430	0.438	0.438	0.459	0.438	0.459	0.569	0.569	0.601	0.569	0.601	ns
POD10_M	0.407	0.407	0.430	0.407	0.430	0.538	0.538	0.568	0.538	0.568	0.630	0.630	0.667	0.630	0.667	ns
POD10_S	0.407	0.407	0.430	0.407	0.430	0.766	0.766	0.821	0.766	0.821	0.836	0.836	0.894	0.836	0.894	ns
POD12_DCI_F	0.409	0.409	0.431	0.409	0.431	0.425	0.425	0.443	0.425	0.443	0.558	0.558	0.586	0.558	0.586	ns
POD12_DCI_M	0.409	0.409	0.431	0.409	0.431	0.543	0.543	0.572	0.543	0.572	0.638	0.638	0.678	0.638	0.678	ns
POD12_DCI_S	0.409	0.409	0.431	0.409	0.431	0.772	0.772	0.822	0.772	0.822	0.862	0.862	0.929	0.862	0.929	ns
POD12_F	0.409	0.409	0.431	0.409	0.431	0.455	0.455	0.476	0.455	0.476	0.595	0.595	0.626	0.595	0.626	ns
POD12_M	0.409	0.409	0.431	0.409	0.431	0.551	0.551	0.582	0.551	0.582	0.641	0.641	0.679	0.641	0.679	ns
POD12_S	0.409	0.409	0.431	0.409	0.431	0.767	0.767	0.817	0.767	0.817	0.832	0.832	0.889	0.832	0.889	ns
SLVS_400_18	0.539	0.539	0.620	0.539	0.620	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
SSTL12_DCI_F	0.381	0.381	0.399	0.381	0.399	0.425	0.425	0.443	0.425	0.443	0.558	0.558	0.586	0.558	0.586	ns
SSTL12_DCI_M	0.381	0.381	0.399	0.381	0.399	0.557	0.557	0.587	0.557	0.587	0.654	0.654	0.694	0.654	0.694	ns
SSTL12_DCI_S	0.381	0.381	0.399	0.381	0.399	0.754	0.754	0.803	0.754	0.803	0.842	0.842	0.908	0.842	0.908	ns
SSTL12_F	0.403	0.403	0.403	0.403	0.403	0.412	0.412	0.430	0.412	0.430	0.538	0.538	0.566	0.538	0.566	ns
SSTL12_M	0.403	0.403	0.403	0.403	0.403	0.553	0.553	0.584	0.553	0.584	0.641	0.641	0.676	0.641	0.676	ns
SSTL12_S	0.403	0.403	0.403	0.403	0.403	0.758	0.758	0.808	0.758	0.808	0.823	0.823	0.879	0.823	0.879	ns
SSTL135_DCI_F	0.366	0.366	0.399	0.366	0.399	0.411	0.411	0.428	0.411	0.428	0.537	0.537	0.565	0.537	0.565	ns
SSTL135_DCI_M	0.366	0.366	0.399	0.366	0.399	0.551	0.551	0.582	0.551	0.582	0.645	0.645	0.685	0.645	0.685	ns

## MMCM Switching Characteristics

Table 85: MMCM Specification

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3	-2	-1	-2	-1		
MMCM_F <sub>INMAX</sub>	Maximum input clock frequency.	1066	933	800	933	800	MHz	
MMCM_F <sub>INMIN</sub>	Minimum input clock frequency.	10	10	10	10	10	MHz	
MMCM_F <sub>INJITTER</sub>	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max						
MMCM_F <sub>INDUTY</sub>	Input duty cycle range: 10–49 MHz.	25–75					%	
	Input duty cycle range: 50–199 MHz.	30–70					%	
	Input duty cycle range: 200–399 MHz.	35–65					%	
	Input duty cycle range: 400–499 MHz.	40–60					%	
	Input duty cycle range: >500 MHz.	45–55					%	
MMCM_F <sub>MIN_PSCLK</sub>	Minimum dynamic phase shift clock frequency.	0.01	0.01	0.01	0.01	0.01	MHz	
MMCM_F <sub>MAX_PSCLK</sub>	Maximum dynamic phase shift clock frequency.	550	500	450	500	450	MHz	
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO frequency.	800	800	800	800	800	MHz	
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO frequency.	1600	1600	1600	1600	1600	MHz	
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM bandwidth at typical. <sup>(1)</sup>	1.00	1.00	1.00	1.00	1.00	MHz	
	High MMCM bandwidth at typical. <sup>(1)</sup>	4.00	4.00	4.00	4.00	4.00	MHz	
MMCM_T <sub>STATPHAOFFSET</sub>	Static phase offset of the MMCM outputs. <sup>(2)</sup>	0.12	0.12	0.12	0.12	0.12	ns	
MMCM_T <sub>OUTJITTER</sub>	MMCM output jitter.	Note 3						
MMCM_T <sub>OUTDUTY</sub>	MMCM output clock duty cycle precision. <sup>(4)</sup>	0.165	0.20	0.20	0.20	0.20	ns	
MMCM_T <sub>LOCKMAX</sub>	MMCM maximum lock time for MMCM_F <sub>PFDMIN</sub> .	100	100	100	100	100	μs	
MMCM_F <sub>OUTMAX</sub>	MMCM maximum output frequency.	891	775	667	725	667	MHz	
MMCM_F <sub>OUTMIN</sub>	MMCM minimum output frequency. <sup>(4)(5)</sup>	6.25	6.25	6.25	6.25	6.25	MHz	
MMCM_T <sub>EXTFDVAR</sub>	External clock feedback variation.	< 20% of clock input period or 1 ns Max						
MMCM_RST <sub>MINPULSE</sub>	Minimum reset pulse width.	5.00	5.00	5.00	5.00	5.00	ns	
MMCM_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector.	550	500	450	500	450	MHz	
MMCM_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector.	10	10	10	10	10	MHz	
MMCM_T <sub>FBDELAY</sub>	Maximum delay in the feedback path.	5 ns Max or one clock cycle						

## Package Parameter Guidelines


The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 93: Package Skew

Symbol	Description	Device	Package	Value	Units
PKGSKEW	Package Skew	XCZU2	SBVA484	105	ps
			SFVA625	108	ps
			SFVC784	93	ps
		XCZU3	SBVA484	105	ps
			SFVA625	108	ps
			SFVC784	93	ps
		XCZU4	SFVC784		ps
			FBVB900		ps
		XCZU5	SFVC784		ps
			FBVB900		ps
		XCZU6	FFVC900	119	ps
			FFVB1156	134	ps
		XCZU7	FBVB900	141	ps
			FFVC1156	175	ps
			FFVF1517	305	ps
		XCZU9	FFVC900	119	ps
			FFVB1156	134	ps
		XCZU11	FFVC1156		ps
			FFVB1517		ps
			FFVF1517		ps
			FFVC1760	215	ps
		XCZU15	FFVC900	118	ps
			FFVB1156	132	ps
		XCZU17	FFVB1517	221	ps
			FFVC1760	226	ps
			FFVD1760	178	ps
			FFVE1924	174	ps
		XCZU19	FFVB1517	221	ps
			FFVC1760	226	ps
			FFVD1760	178	ps
			FFVE1924	174	ps


**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- Package delay information is available for these device/package combinations. This information can be used to deskew the package.



X16653-101316

Figure 3: Single-Ended Peak-to-Peak Voltage



X16639-101316

Figure 4: Differential Peak-to-Peak Voltage

[Table 95](#) and [Table 96](#) summarize the DC specifications of the GTH transceivers input and output clocks in Zynq UltraScale+ MPSoC. Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further details.

Table 95: GTH Transceiver Clock Input Level Specification

Symbol	DC Parameter	Min	Typ	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage.	250	—	2000	mV
$R_{IN}$	Differential input resistance.	—	100	—	$\Omega$
$C_{EXT}$	Required external AC coupling capacitor.	—	10	—	nF

Table 96: GTH Transceiver Clock Output Level Specification

Symbol	Description	Conditions	Min	Typ	Max	Units
$V_{OL}$	Output Low voltage for P and N.	$R_T = 100\Omega$ across P and N signals	100	—	330	mV
$V_{OH}$	Output High voltage for P and N.	$R_T = 100\Omega$ across P and N signals	500	—	700	mV
$V_{DDOUT}$	Differential output voltage. (P-N), P = High (N-P), N = High	$R_T = 100\Omega$ across P and N signals	300	—	430	mV
$V_{CMOUT}$	Common mode voltage.	$R_T = 100\Omega$ across P and N signals	300	—	500	mV

Table 102: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and $V_{CCINT}$ Operating Voltages					Units
				0.90V	0.85V		0.72V		
		Internal Logic	Interconnect Logic	-3 <sup>(2)</sup>	-2 <sup>(2)(3)</sup>	-1 <sup>(4)(5)</sup>	-2 <sup>(3)</sup>	-1 <sup>(5)</sup>	
$F_{TXOUTPROGDIV}$	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK			511.719	511.719	511.719	511.719	511.719	MHz
$F_{RXOUTPROGDIV}$	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK			511.719	511.719	511.719	511.719	511.719	MHz
$F_{TXIN}$	TXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz
		40	40, 80	409.375	409.375	312.500	312.500	257.813	MHz
$F_{RXIN}$	RXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz
		40	40, 80	409.375	409.375	312.500	312.500	257.813	MHz
$F_{TXIN2}$	TXUSRCLK2 <sup>(6)</sup> maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	312.500	257.813	MHz
		40	80	204.688	204.688	156.250	156.250	128.906	MHz
$F_{RXIN2}$	RXUSRCLK2 <sup>(6)</sup> maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	312.500	257.813	MHz
		40	80	204.688	204.688	156.250	156.250	128.906	MHz

**Notes:**

- Clocking must be implemented as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).
- For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
- For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when  $V_{CCINT} = 0.85V$  or 6.25 Gb/s when  $V_{CCINT} = 0.72V$ .
- For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
- For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when  $V_{CCINT} = 0.85V$  or 5.15625 Gb/s when  $V_{CCINT} = 0.72V$ .
- When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).

Table 104: GTH Transceiver Receiver Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
J <sub>T</sub> _SJ2.5	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(5)</sup>	0.30	—	—	UI
J <sub>T</sub> _SJ1.25	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(6)</sup>	0.30	—	—	UI
J <sub>T</sub> _SJ500	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s <sup>(7)</sup>	0.30	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
J <sub>T</sub> _TJSE3.2	Total jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
J <sub>T</sub> _TJSE6.6		6.6 Gb/s	0.70	—	—	UI
J <sub>T</sub> _SJSE3.2	Sinusoidal jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.10	—	—	UI
J <sub>T</sub> _SJSE6.6		6.6 Gb/s	0.10	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $10^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT\_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

## GTH Transceiver Electrical Compliance

The *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 105](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.