



Welcome to [E-XFL.COM](#)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™-R5 with CoreSight™
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	533MHz, 1.3GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 103K+ Logic Cells
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	784-BFBGA, FCBGA
Supplier Device Package	784-FCBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xczu2cg-2sfvc784i">https://www.e-xfl.com/product-detail/xilinx/xczu2cg-2sfvc784i</a>

# Power Supply Sequencing

## PS Power-On/Off Power Supply Sequencing

The low-power domain (LPD) must operate before the full-power domain (FPD) can function. The low-power and full-power domains can be powered simultaneously. The PS\_POR\_B input must be asserted to GND during the power-on sequence (see [Table 37](#)). The FPD (when used) must be powered before PS\_POR\_B is released.

To achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-on sequence for the low-power domain (LPD) is listed. The recommended power-off sequence is the reverse of the power-on sequence.

1.  $V_{CC\_PSINTLP}$
2.  $V_{CC\_PSAUX}$ ,  $V_{CC\_PSADC}$ , and  $V_{CC\_PSPLL}$  in any order or simultaneously.
3.  $V_{CCO\_PSIO}$

To achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-on sequence for the full-power domain (FPD) is listed. The recommended power-off sequence is the reverse of the power-on sequence.

1.  $V_{CC\_PSINTFP}$  and  $V_{CC\_PSINTFP\_DDR}$  driven from the same supply source.
2.  $V_{PS\_MGTRAVCC}$  and  $V_{CC\_PSDDR\_PLL}$  in any order or simultaneously.
3.  $V_{PS\_MGTRAVTT}$  and  $V_{CCO\_PSDDR}$  in any order or simultaneously.

## PL Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCINT\_IO}/V_{CCBRAM}/V_{CCINT\_VCU}$ ,  $V_{CCAUX}/V_{CCAUX\_IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCINT\_IO}/V_{CCBRAM}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCINT\_IO}$  must be connected to  $V_{CCBRAM}$ . If  $V_{CCAUX}/V_{CCAUX\_IO}$  and  $V_{CCO}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCAUX}$  and  $V_{CCAUX\_IO}$  must be connected together.  $V_{CCADC}$  and  $V_{REF}$  can be powered at any time and have no power-up sequencing requirements.

The recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

## PL I/O Levels

Table 14: SelectIO DC Input and Output Levels For HD I/O Banks<sup>(1)(2)(3)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	8.0	-8.0
HSTL_I_18	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	8.0	-8.0
HSUL_12	-0.300	V <sub>REF</sub> - 0.130	V <sub>REF</sub> + 0.130	V <sub>CCO</sub> + 0.300	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
LVCMOS12	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVCMOS15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS25	-0.300	0.700	1.700	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 5	Note 5
LVCMOS33	-0.300	0.800	2.000	3.400	0.400	V <sub>CCO</sub> - 0.400	Note 5	Note 5
LVTTL	-0.300	0.800	2.000	3.400	0.400	2.400	Note 5	Note 5
SSTL12	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	14.25	-14.25
SSTL135	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	8.9	-8.9
SSTL135_II	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	13.0	-13.0
SSTL15	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	8.9	-8.9
SSTL15_II	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	13.0	-13.0
SSTL18_I	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.470	V <sub>CCO</sub> /2 + 0.470	8.0	-8.0
SSTL18_II	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.600	V <sub>CCO</sub> /2 + 0.600	13.4	-13.4
MIPI_DPHY_DCI_LP <sup>(6)</sup>	-0.300	0.550	0.880	V <sub>CCO</sub> + 0.300	0.050	1.100	0.01	-0.01

### Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
- Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.
- Low-power option for MIPI\_DPHY\_DCI.

Table 15: SelectIO DC Input and Output Levels for HP I/O Banks<sup>(1)(2)(3)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	5.8	-5.8
HSTL_I_12	-0.300	V <sub>REF</sub> - 0.080	V <sub>REF</sub> + 0.080	V <sub>CCO</sub> + 0.300	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	4.1	-4.1
HSTL_I_18	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	6.2	-6.2
HSUL_12	-0.300	V <sub>REF</sub> - 0.130	V <sub>REF</sub> + 0.130	V <sub>CCO</sub> + 0.300	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
LVCMOS12	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVCMOS15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVDCI_15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	7.0	-7.0
LVDCI_18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	7.0	-7.0
SSTL12	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	8.0	-8.0
SSTL135	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	9.0	-9.0
SSTL15	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	10.0	-10.0
SSTL18_I	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.470	V <sub>CCO</sub> /2 + 0.470	7.0	-7.0
MIPI_DPHY_DCI_LP <sup>(6)</sup>	-0.300	0.550	0.880	V <sub>CCO</sub> + 0.300	0.050	1.100	0.01	-0.01

**Notes:**

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
- Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
- Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
- Low-power option for MIPI\_DPHY\_DCI.

Table 16: DC Input Levels for Single-ended POD10 and POD12 I/O Standards<sup>(1)(2)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>	
	V, Min	V, Max	V, Min	V, Max
POD10	-0.300	V <sub>REF</sub> - 0.068	V <sub>REF</sub> + 0.068	V <sub>CCO</sub> + 0.300
POD12	-0.300	V <sub>REF</sub> - 0.068	V <sub>REF</sub> + 0.068	V <sub>CCO</sub> + 0.300

**Notes:**

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Table 19: Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks<sup>(1)</sup>

I/O Standard	V <sub>ICM</sub> (V) <sup>(2)</sup>			V <sub>ID</sub> (V) <sup>(3)</sup>		V <sub>OL</sub> (V) <sup>(4)</sup>	V <sub>OH</sub> (V) <sup>(5)</sup>	I <sub>OL</sub>	I <sub>OH</sub>
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.680	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.150	0.100	–	0.400	V <sub>CCO</sub> – 0.400	5.8	-5.8
DIFF_HSTL_I_12	0.400 × V <sub>CCO</sub>	V <sub>CCO</sub> /2	0.600 × V <sub>CCO</sub>	0.100	–	0.250 × V <sub>CCO</sub>	0.750 × V <sub>CCO</sub>	4.1	-4.1
DIFF_HSTL_I_18	(V <sub>CCO</sub> /2) – 0.175	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.175	0.100	–	0.400	V <sub>CCO</sub> – 0.400	6.2	-6.2
DIFF_HSUL_12	(V <sub>CCO</sub> /2) – 0.120	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.120	0.100	–	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
DIFF_SSTL12	(V <sub>CCO</sub> /2) – 0.150	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.150	0.100	–	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.0	-8.0
DIFF_SSTL135	(V <sub>CCO</sub> /2) – 0.150	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.150	0.100	–	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	9.0	-9.0
DIFF_SSTL15	(V <sub>CCO</sub> /2) – 0.175	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.175	0.100	–	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	10.0	-10.0
DIFF_SSTL18_I	(V <sub>CCO</sub> /2) – 0.175	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.175	0.100	–	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	7.0	-7.0

**Notes:**

1. DIFF\_POD10 and DIFF\_POD12 HP I/O bank specifications are shown in Table 20, Table 21, and Table 22.
2. V<sub>ICM</sub> is the input common mode voltage.
3. V<sub>ID</sub> is the input differential voltage.
4. V<sub>OL</sub> is the single-ended low-output voltage.
5. V<sub>OH</sub> is the single-ended high-output voltage.

Table 20: DC Input Levels for Differential POD10 and POD12 I/O Standards<sup>(1)(2)</sup>

I/O Standard	V <sub>ICM</sub> (V)			V <sub>ID</sub> (V)	
	Min	Typ	Max	Min	Max
DIFF_POD10	0.63	0.70	0.77	0.14	–
DIFF_POD12	0.76	0.84	0.92	0.16	–

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Table 21: DC Output Levels for Single-ended and Differential POD10 and POD12 Standards<sup>(1)(2)</sup>

Symbol	Description	V <sub>OUT</sub>	Min	Typ	Max	Units
R <sub>OL</sub>	Pull-down resistance.	V <sub>OM_DC</sub> (as described in Table 22)	36	40	44	Ω
R <sub>OH</sub>	Pull-up resistance.	V <sub>OM_DC</sub> (as described in Table 22)	36	40	44	Ω

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Table 22: Table 21 Definitions for DC Output Levels for POD Standards

Symbol	Description	All Speed Grades	Units
V <sub>OM_DC</sub>	DC output Mid measurement level (for IV curve linearity).	0.8 × V <sub>CCO</sub>	V

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 26](#) correlates the current status of the Zynq UltraScale+ MPSoC on a per speed grade basis. See [Table 3](#) for operating voltages listed by speed grade.

*Table 26: Speed Grade Designations by Device*

Device	Speed Grade, Temperature Ranges, and $V_{CCINT}$ Operating Voltages		
	Advance	Preliminary	Production
XCZU2CG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU2EG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU3CG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU3EG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU4CG	-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU4EG	-3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU4EV	-3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU5CG	-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		

# Processor System (PS) Performance Characteristics

Table 28: Processor Performance

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>APUMAX</sub>	Maximum APU clock frequency.	1500	1333	1200	MHz
F <sub>RPUMAX</sub>	Maximum RPU clock frequency.	600	533	500	MHz
F <sub>GPUMAX</sub>	Maximum GPU clock frequency.	667	600	600	MHz

Table 29: Configuration and Security Unit Performance

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>CSUCIBMAX</sub>	Maximum CSU crypto interface block frequency.	400	400	400	MHz

Table 30: PS DDR Performance

Memory Standard	Package	DRAM Type	Speed Grade						Units	
			-3		-2		-1			
			Min	Max	Min	Max	Min	Max		
DDR4	All FFV packages, FBVB900, and SFVC784	Single rank component	664	2400	664	2400	664	2400	Mb/s	
		1 rank DIMM <sup>(1)(2)</sup>	664	2133	664	2133	664	2133	Mb/s	
		2 rank DIMM <sup>(1)(3)</sup>	664	1866	664	1866	664	1866	Mb/s	
	SFVA625	Single rank component	664	2133	664	2133	664	2133	Mb/s	
		1 rank DIMM <sup>(1)(2)</sup>	664	1866	664	1866	664	1866	Mb/s	
		2 rank DIMM <sup>(1)(3)</sup>	664	1600	664	1600	664	1600	Mb/s	
	SBVA484	Single rank component	664	1066	664	1066	664	1066	Mb/s	
		1 rank DIMM <sup>(1)(2)</sup>	664	1066	664	1066	664	1066	Mb/s	
		2 rank DIMM <sup>(1)(3)</sup>	664	1066	664	1066	664	1066	Mb/s	
LPDDR4	All FFV packages, FBVB900 and SFVC784	Single die package <sup>(5)</sup>	664	2400	664	2400	664	2400	Mb/s	
		Dual die package <sup>(4)(5)</sup>	664	2133	664	2133	664	2133	Mb/s	
	SFVA625	Single die package <sup>(5)</sup>	664	2133	664	2133	664	2133	Mb/s	
		Dual die package <sup>(4)(5)</sup>	664	1866	664	1866	664	1866	Mb/s	
	SBVA484	Single die package <sup>(5)</sup>	664	1066	664	1066	664	1066	Mb/s	
		Dual die package <sup>(4)(5)</sup>	664	1066	664	1066	664	1066	Mb/s	

Table 60: PS-GTR Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequencies supported.	PCI Express	100 MHz			
		SATA	125 MHz or 150 MHz			
		USB 3.0	26 MHz, 52 MHz, or 100 MHz			
		DisplayPort	27 MHz, 108 MHz, or 135 MHz			
		SGMII	125 MHz			
$T_{RCLK}$	Reference clock rise time.	20% – 80%	–	200	–	ps
$T_{FCLK}$	Reference clock fall time.	80% – 20%	–	200	–	ps
$T_{DCREF}$	Reference clock duty cycle.	Transceiver PLL only.	40	–	60	%
		USB 3.0 with reference clock <40 MHz.	47.5	–	52.5	%

Table 67: USB 3.0 Protocol Characteristics (PS-GTR Transceivers)

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
<b>USB 3.0 Transmitter Jitter Generation</b>					
USB 3.0	Total transmitter jitter.	5000	–	0.66	UI
<b>USB 3.0 Receiver High Frequency Jitter Tolerance</b>					
USB 3.0	Total receiver jitter tolerance.	5000	0.2	–	UI

Table 68: Serial-GMII Protocol Characteristics (PS-GTR Transceivers)

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
<b>Serial-GMII Transmitter Jitter Generation</b>					
SGMII	Deterministic transmitter jitter.	1250	–	0.25	UI
<b>Serial-GMII Receiver High Frequency Jitter Tolerance</b>					
SGMII	Total receiver jitter tolerance.	1250	0.25	–	UI

## PS System Monitor Specifications

Table 69: PS SYSMON Specifications

Parameter	Comments	Conditions	Min	Typ	Max	Units
$V_{CC\_PSADC} = 1.8V \pm 3\%$ , $T_j = -40^\circ C$ to $100^\circ C$ , typical values at $T_j = 40^\circ C$						
<b>ADC Accuracy (<math>T_j = -55^\circ C</math> to <math>125^\circ C</math>) <sup>(1)</sup></b>						
Resolution		10	–	–	–	Bits
Sample rate		–	–	1	–	MS/s
RMS code noise	On-chip reference	–	1	–	–	LSBs
<b>On-Chip Sensor Accuracy</b>						
Temperature sensor error	$T_j = -55^\circ C$ to $110^\circ C$	–	–	$\pm 3.5$	–	$^\circ C$
	$T_j = 110^\circ C$ to $125^\circ C$	–	–	$\pm 5$	–	$^\circ C$
Supply sensor error <sup>(2)</sup>	Supply voltages less than or electrically connected to $V_{CC\_PSADC}$ .	$T_j = -40^\circ C$ to $125^\circ C$	–	–	$\pm 1$	%
	Supply voltages nominally at 1.8V but with the potential to go above $V_{CC\_PSADC}$ .	$T_j = -40^\circ C$ to $125^\circ C$	–	–	$\pm 1.5$	%
	Supply voltages nominally in the 2.0V to 3.3V range.	$T_j = -40^\circ C$ to $125^\circ C$	–	–	$\pm 2.5$	%

### Notes:

1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
2. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.

Table 75: IOB High Density (HD) Switching Characteristics (Cont'd)

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>					T <sub>OUTBUF_DELAY_O_PAD</sub>					T <sub>OUTBUF_DELAY_TD_PAD</sub>					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
LVCMOS33_S_8	1.154	1.154	1.213	1.154	1.213	2.929	2.929	3.260	2.929	3.260	2.260	2.260	2.532	2.260	2.532	ns
LVDS_25	1.003	1.003	1.116	1.003	1.116	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
LVPECL	1.003	1.003	1.116	1.003	1.116	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
LVTTL_F_12	1.164	1.164	1.223	1.164	1.223	2.415	2.415	2.651	2.415	2.651	1.754	1.754	1.915	1.754	1.915	ns
LVTTL_F_16	1.164	1.164	1.223	1.164	1.223	2.464	2.464	2.732	2.464	2.732	1.750	1.750	1.986	1.750	1.986	ns
LVTTL_F_4	1.164	1.164	1.223	1.164	1.223	2.541	2.541	2.765	2.541	2.765	1.932	1.932	2.135	1.932	2.135	ns
LVTTL_F_8	1.164	1.164	1.223	1.164	1.223	2.582	2.582	2.787	2.582	2.787	1.910	1.910	2.063	1.910	2.063	ns
LVTTL_S_12	1.164	1.164	1.223	1.164	1.223	2.731	2.731	3.075	2.731	3.075	2.072	2.072	2.343	2.072	2.343	ns
LVTTL_S_16	1.164	1.164	1.223	1.164	1.223	2.714	2.714	3.024	2.714	3.024	2.028	2.028	2.232	2.028	2.232	ns
LVTTL_S_4	1.164	1.164	1.223	1.164	1.223	2.999	2.999	3.340	2.999	3.340	2.320	2.320	2.610	2.320	2.610	ns
LVTTL_S_8	1.164	1.164	1.223	1.164	1.223	2.929	2.929	3.260	2.929	3.260	2.260	2.260	2.532	2.260	2.532	ns
SLVS_400_25	1.020	1.020	1.136	1.020	1.136	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
SSTL12_F	0.780	0.780	0.867	0.780	0.867	1.643	1.643	1.792	1.643	1.792	1.285	1.285	1.423	1.285	1.423	ns
SSTL12_S	0.780	0.780	0.867	0.780	0.867	1.784	1.784	1.948	1.784	1.948	1.567	1.567	1.706	1.567	1.706	ns
SSTL135_F	0.798	0.798	0.881	0.798	0.881	1.625	1.625	1.765	1.625	1.765	1.341	1.341	1.458	1.341	1.458	ns
SSTL135_II_F	0.798	0.798	0.881	0.798	0.881	1.623	1.623	1.770	1.623	1.770	1.325	1.325	1.470	1.325	1.470	ns
SSTL135_II_S	0.798	0.798	0.881	0.798	0.881	1.768	1.768	1.916	1.768	1.916	1.722	1.722	1.911	1.722	1.911	ns
SSTL135_S	0.798	0.798	0.881	0.798	0.881	1.869	1.869	2.025	1.869	2.025	1.814	1.814	1.976	1.814	1.976	ns
SSTL15_F	0.838	0.838	0.880	0.838	0.880	1.612	1.612	1.754	1.612	1.754	1.357	1.357	1.464	1.357	1.464	ns
SSTL15_II_F	0.838	0.838	0.880	0.838	0.880	1.622	1.622	1.778	1.622	1.778	1.356	1.356	1.442	1.356	1.442	ns
SSTL15_II_S	0.838	0.838	0.880	0.838	0.880	1.821	1.821	1.987	1.821	1.987	1.895	1.895	2.047	1.895	2.047	ns
SSTL15_S	0.838	0.838	0.880	0.838	0.880	1.824	1.824	1.977	1.824	1.977	1.743	1.743	1.907	1.743	1.907	ns
SSTL18_II_F	0.947	0.947	1.021	0.947	1.021	1.729	1.729	1.880	1.729	1.880	1.377	1.377	1.492	1.377	1.492	ns
SSTL18_II_S	0.947	0.947	1.021	0.947	1.021	1.796	1.796	1.965	1.796	1.965	1.616	1.616	1.800	1.616	1.800	ns
SSTL18_I_F	0.947	0.947	1.021	0.947	1.021	1.609	1.609	1.755	1.609	1.755	1.220	1.220	1.313	1.220	1.313	ns
SSTL18_I_S	0.947	0.947	1.021	0.947	1.021	1.786	1.786	1.942	1.786	1.942	1.677	1.677	1.836	1.677	1.836	ns
SUB_LVDS	1.002	1.002	1.036	1.002	1.036	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns

Table 78: Input Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	$V_L^{(1)(2)}$	$V_H^{(1)(2)}$	$V_{MEAS}^{(1)(4)(6)}$	$V_{REF}^{(1)(3)(5)}$
SUB_LVDS, 1.8V	SUB_LVDS	0.9 – 0.125	0.9 + 0.125	0 <sup>(6)</sup>	–
SLVS, 1.8V	SLVS_400_18	0.9 – 0.125	0.9 + 0.125	0 <sup>(6)</sup>	–
SLVS, 2.5V	SLVS_400_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
LVPECL, 2.5V	LVPECL	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
MIPI D-PHY (high speed) 1.2V	MIPI_DPHY_DCI_HS	0.2 – 0.125	0.2 + 0.125	0 <sup>(6)</sup>	–
MIPI D-PHY (low power) 1.2V	MIPI_DPHY_DCI_LP	0.715 – 0.2	0.715 + 0.2	0 <sup>(6)</sup>	–

**Notes:**

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 1.
6. The value given is the differential input voltage.

## DSP48 Slice Switching Characteristics

Table 83: DSP48 Slice Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Maximum Frequency</b>								
$F_{MAX}$	With all registers used.	891	775	645	644	600	MHz	
$F_{MAX\_PATDET}$	With pattern detector.	794	687	571	562	524	MHz	
$F_{MAX\_MULT\_NOMREG}$	Two register multiply without MREG.	635	544	456	440	413	MHz	
$F_{MAX\_MULT\_NOMREG\_PATDET}$	Two register multiply without MREG with pattern detect.	577	492	410	395	371	MHz	
$F_{MAX\_PREADD\_NOADREG}$	Without ADREG.	655	565	468	453	423	MHz	
$F_{MAX\_NOPIPELINEREG}$	Without pipeline registers (MREG, ADREG).	483	410	338	323	304	MHz	
$F_{MAX\_NOPIPELINEREG\_PATDET}$	Without pipeline registers (MREG, ADREG) with pattern detect.	448	379	314	299	280	MHz	

## Clock Buffers and Networks

Table 84: Clock Buffers Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Global Clock Switching Characteristics (Including BUFGCTRL)</b>								
$F_{MAX}$	Maximum frequency of a global clock tree (BUFG).	891	775	667	725	667	MHz	
<b>Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)</b>								
$F_{MAX}$	Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV).	891	775	667	725	667	MHz	
<b>Global Clock Buffer with Clock Enable (BUFGE)</b>								
$F_{MAX}$	Maximum frequency of a global clock buffer with clock enable (BUFGE).	891	775	667	725	667	MHz	
<b>Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)</b>								
$F_{MAX}$	Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF).	891	775	667	725	667	MHz	
<b>GTH or GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)</b>								
$F_{MAX}$	Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability.	512	512	512	512	512	MHz	

## MMCM Switching Characteristics

Table 85: MMCM Specification

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3	-2	-1	-2	-1		
MMCM_F <sub>INMAX</sub>	Maximum input clock frequency.	1066	933	800	933	800	MHz	
MMCM_F <sub>INMIN</sub>	Minimum input clock frequency.	10	10	10	10	10	MHz	
MMCM_F <sub>INJITTER</sub>	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max						
MMCM_F <sub>INDUTY</sub>	Input duty cycle range: 10–49 MHz.	25–75					%	
	Input duty cycle range: 50–199 MHz.	30–70					%	
	Input duty cycle range: 200–399 MHz.	35–65					%	
	Input duty cycle range: 400–499 MHz.	40–60					%	
	Input duty cycle range: >500 MHz.	45–55					%	
MMCM_F <sub>MIN_PSCLK</sub>	Minimum dynamic phase shift clock frequency.	0.01	0.01	0.01	0.01	0.01	MHz	
MMCM_F <sub>MAX_PSCLK</sub>	Maximum dynamic phase shift clock frequency.	550	500	450	500	450	MHz	
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO frequency.	800	800	800	800	800	MHz	
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO frequency.	1600	1600	1600	1600	1600	MHz	
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM bandwidth at typical. <sup>(1)</sup>	1.00	1.00	1.00	1.00	1.00	MHz	
	High MMCM bandwidth at typical. <sup>(1)</sup>	4.00	4.00	4.00	4.00	4.00	MHz	
MMCM_T <sub>STATPHAOFFSET</sub>	Static phase offset of the MMCM outputs. <sup>(2)</sup>	0.12	0.12	0.12	0.12	0.12	ns	
MMCM_T <sub>OUTJITTER</sub>	MMCM output jitter.	Note 3						
MMCM_T <sub>OUTDUTY</sub>	MMCM output clock duty cycle precision. <sup>(4)</sup>	0.165	0.20	0.20	0.20	0.20	ns	
MMCM_T <sub>LOCKMAX</sub>	MMCM maximum lock time for MMCM_F <sub>PFDMIN</sub> .	100	100	100	100	100	μs	
MMCM_F <sub>OUTMAX</sub>	MMCM maximum output frequency.	891	775	667	725	667	MHz	
MMCM_F <sub>OUTMIN</sub>	MMCM minimum output frequency. <sup>(4)(5)</sup>	6.25	6.25	6.25	6.25	6.25	MHz	
MMCM_T <sub>EXTFDVAR</sub>	External clock feedback variation.	< 20% of clock input period or 1 ns Max						
MMCM_RST <sub>MINPULSE</sub>	Minimum reset pulse width.	5.00	5.00	5.00	5.00	5.00	ns	
MMCM_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector.	550	500	450	500	450	MHz	
MMCM_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector.	10	10	10	10	10	MHz	
MMCM_T <sub>FBDELAY</sub>	Maximum delay in the feedback path.	5 ns Max or one clock cycle						

## GTY Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) for further information.

*Table 109: GTY Transceiver Performance*

Symbol	Description	Output Divider	Speed Grade and V <sub>CCINT</sub> Operating Voltages								Units	
			0.90V		0.85V			0.72V				
			-3	-2	-1	-2	-1					
F <sub>GTYMAX</sub>	GTY maximum line rate		32.75		28.21		25.7813		28.21		12.5 Gb/s	
F <sub>GTYMIN</sub>	GTY minimum line rate		0.5		0.5		0.5		0.5		0.5 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>GTYCRANGE</sub>	CPLL line rate range <sup>(1)</sup>	1	4.0	12.5	4.0	12.5	4.0	8.5	4.0	12.5	4.0 Gb/s	
		2	2.0	6.25	2.0	6.25	2.0	4.25	2.0	6.25	2.0 Gb/s	
		4	1.0	3.125	1.0	3.125	1.0	2.125	1.0	3.125	1.0 Gb/s	
		8	0.5	1.5625	0.5	1.5625	0.5	1.0625	0.5	1.5625	0.5 Gb/s	
		16	N/A								Gb/s	
		32	N/A								Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>GTYQRANGE1</sub>	QPLL0 line rate range <sup>(2)</sup>	1	19.6	32.75	19.6	28.21	19.6	25.7813	19.6	28.21	N/A Gb/s	
		1	9.8	16.375	9.8	16.375	9.8	12.5	9.8	16.375	9.8 Gb/s	
		2	4.9	8.1875	4.9	8.1875	4.9	8.1875	4.9	8.1875	4.9 Gb/s	
		4	2.45	4.0938	2.45	4.0938	2.45	4.0938	2.45	4.0938	2.45 Gb/s	
		8	1.225	2.0469	1.225	2.0469	1.225	2.0469	1.225	2.0469	1.225 Gb/s	
		16	0.6125	1.0234	0.6125	1.0234	0.6125	1.0234	0.6125	1.0234	0.6125 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>GTYQRANGE2</sub>	QPLL1 line rate range <sup>(3)</sup>	1	16.0	26.0	16.0	26.0	19.6	25.7813	16.0	26.0	N/A Gb/s	
		1	8.0	13.0	8.0	13.0	8.0	12.5	8.0	13.0	8.0 Gb/s	
		2	4.0	6.5	4.0	6.5	4.0	6.5	4.0	6.5	4.0 Gb/s	
		4	2.0	3.25	2.0	3.25	2.0	3.25	2.0	3.25	2.0 Gb/s	
		8	1.0	1.625	1.0	1.625	1.0	1.625	1.0	1.625	1.0 Gb/s	
		16	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>CPLL RANGE</sub>	CPLL frequency range	2.0	6.25	2.0	6.25	2.0	4.25	2.0	6.25	2.0	4.25 GHz	
F <sub>QPLL0 RANGE</sub>	QPLL0 frequency range	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375 GHz	
F <sub>QPLL1 RANGE</sub>	QPLL1 frequency range	8.0	13.0	8.0	13.0	8.0	13.0	8.0	13.0	8.0	13.0 GHz	

**Notes:**

1. The values listed are the rounded results of the calculated equation (2 x CPLL\_Frequency)/Output\_Divider.
2. The values listed are the rounded results of the calculated equation (2 x QPLL0\_Frequency)/Output\_Divider.
3. The values listed are the rounded results of the calculated equation (2 x QPLL1\_Frequency)/Output\_Divider.

Table 115: GTY Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T <sub>J3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	–	–	0.20	UI
D <sub>J3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI
T <sub>J2.5</sub>	Total jitter <sup>(3)(4)</sup>	2.5 Gb/s <sup>(6)</sup>	–	–	0.20	UI
D <sub>J2.5</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI
T <sub>J1.25</sub>	Total jitter <sup>(3)(4)</sup>	1.25 Gb/s <sup>(7)</sup>	–	–	0.15	UI
D <sub>J1.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.06	UI
T <sub>J500</sub>	Total jitter <sup>(3)(4)</sup>	500 Mb/s <sup>(8)</sup>	–	–	0.10	UI
D <sub>J500</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTY Quad) at maximum line rate.
2. Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of  $10^{-12}$ .
5. CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.
8. CPLL frequency at 2.0 GHz and TXOUT\_DIV = 8.

Table 116: GTY Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$F_{GTYRX}$	Serial data rate		0.500	–	$F_{GTYMAX}$	Gb/s
$R_{XSST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated at 33 kHz	-5000	–	0	ppm
$R_{XRL}$	Run length (CID)		–	–	256	UI
$R_{XPMMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	–	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	–	700	ppm
		Bit rates > 8.0 Gb/s	-200	–	200	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$J_{T\_SJ32.75}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	32.75 Gb/s	0.25	–	–	UI
$J_{T\_SJ28.21}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	28.21 Gb/s	0.30	–	–	UI
$J_{T\_SJ16.375}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	16.375 Gb/s	0.30	–	–	UI
$J_{T\_SJ15.0}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	15.0 Gb/s	0.30	–	–	UI
$J_{T\_SJ14.1}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	14.1 Gb/s	0.30	–	–	UI
$J_{T\_SJ13.1}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	13.1 Gb/s	0.30	–	–	UI
$J_{T\_SJ12.5}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.30	–	–	UI
$J_{T\_SJ11.3}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	11.3 Gb/s	0.30	–	–	UI
$J_{T\_SJ10.32\_QPLL}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.30	–	–	UI
$J_{T\_SJ10.32\_CPLL}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	10.32 Gb/s	0.30	–	–	UI
$J_{T\_SJ9.953\_QPLL}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.953 Gb/s	0.30	–	–	UI
$J_{T\_SJ9.953\_CPLL}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	9.953 Gb/s	0.30	–	–	UI
$J_{T\_SJ8.0}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	8.0 Gb/s	0.42	–	–	UI
$J_{T\_SJ6.6}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	–	–	UI
$J_{T\_SJ5.0}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	–	–	UI
$J_{T\_SJ4.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	–	–	UI
$J_{T\_SJ3.2}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	–	–	UI
$J_{T\_SJ2.5}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(5)</sup>	0.30	–	–	UI
$J_{T\_SJ1.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(6)</sup>	0.30	–	–	UI
$J_{T\_SJ500}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s <sup>(7)</sup>	0.30	–	–	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$J_{T\_TJSE3.2}$	Total jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.70	–	–	UI
		6.6 Gb/s	0.70	–	–	UI
$J_{T\_TJSE6.6}$	Sinusoidal jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.10	–	–	UI
		6.6 Gb/s	0.10	–	–	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $10^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT\_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

Table 117: GTY Transceiver Protocol List (Cont'd)

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
Serial RapidIO	RapidIO specification 3.1	1.25–10.3125	Compliant
DisplayPort	DP 1.2B CTS	1.62–5.4	Compliant <sup>(3)</sup>
Fibre channel	FC-PI-4	1.0625–14.025	Compliant
SATA Gen1, 2, 3	Serial ATA revision 3.0 specification	1.5, 3.0, and 6.0	Compliant
SAS Gen1, 2, 3	T10/BSR INCITS 519	3.0, 6.0, and 12.0	Compliant
SFI-5	OIF-SFI5-01.0	0.625 - 12.5	Compliant
Aurora	CEI-6G, CEI-11G-LR	All rates	Compliant

**Notes:**

1. 25 dB loss at Nyquist without FEC.
2. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
3. This protocol requires external circuitry to achieve compliance.

**Table 119: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs**

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages								Units	
		0.90V		0.85V			0.72V				
		-3 <sup>(1)</sup>	-2 <sup>(1)</sup>	-1	-2	-1					
F <sub>RX_SERDES_CLK</sub>	Receive serializer/deserializer clock	440.79	440.79	N/A	402.84	N/A				MHz	
F <sub>TX_SERDES_CLK</sub>	Transmit serializer/deserializer clock	440.79	440.79	N/A	402.84	N/A				MHz	
F <sub>DRP_CLK</sub>	Dynamic reconfiguration port clock	250.00	250.00	N/A	250.00	N/A				MHz	
		Min <sup>(2)</sup>	Max	Min <sup>(2)</sup>	Max	Min	Max	Min <sup>(2)</sup>	Max	Min Max	
F <sub>CORE_CLK</sub>	Interlaken core clock	412.50 <sup>(3)</sup>	479.20	412.50 <sup>(3)</sup>	479.20	N/A	412.50	429.69	N/A	MHz	
F <sub>LBUS_CLK</sub>	Interlaken local bus clock	300.00 <sup>(4)</sup>	349.52	300.00 <sup>(4)</sup>	349.52	N/A	300.00	349.52	N/A	MHz	

**Notes:**

1. 6 x 28.21 mode is only supported in the -2 (V<sub>CCINT</sub>=0.85V) and -3 (V<sub>CCINT</sub>=0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE\_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS\_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

**Table 120: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs**

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages						Units		
		0.90V		0.85V			0.72V			
		-3	-2	-1	-2	-1				
F <sub>RX_SERDES_CLK</sub>	Receive serializer/deserializer clock	402.84	402.84	N/A	N/A	N/A	N/A	MHz		
F <sub>TX_SERDES_CLK</sub>	Transmit serializer/deserializer clock	402.84	402.84	N/A	N/A	N/A	N/A	MHz		
F <sub>DRP_CLK</sub>	Dynamic reconfiguration port clock	250.00	250.00	N/A	N/A	N/A	N/A	MHz		
F <sub>CORE_CLK</sub>	Interlaken core clock	412.50	412.50	N/A	N/A	N/A	N/A	MHz		
F <sub>LBUS_CLK</sub>	Interlaken local bus clock	349.52	349.52	N/A	N/A	N/A	N/A	MHz		

## Video Codec Performance

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoC EV devices that include the Video Codec unit (VCU).

*Table 123: VCU Performance*

Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
	0.90V	0.85V		0.72V			
	-3	-2	-1	-2	-1		
Video Codec decoder block maximum frequency (H.264/5 10-bit 4:2:2)	667	667	667	667	667	MHz	

## PL System Monitor Specifications

*Table 124: PL SYSMON Specifications*

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 3\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 5.2$ MHz, $T_j = -40^{\circ}C$ to $100^{\circ}C$ , typical values at $T_j = 40^{\circ}C$						
<b>ADC Accuracy<sup>(1)</sup></b>						
Resolution			10	–	–	Bits
Integral nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 1.5$	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs
Offset error		Offset calibration enabled	–	–	$\pm 2$	LSBs
Gain error			–	–	$\pm 0.4$	%
Sample rate			–	–	0.2	MS/s
RMS code noise		External 1.25V reference	–	–	1	LSBs
		On-chip reference	–	1	–	LSBs
<b>ADC Accuracy at Extended Temperatures</b>						
Resolution		$T_j = -55^{\circ}C$ to $125^{\circ}C$	10	–	–	Bits
Integral nonlinearity <sup>(2)</sup>	INL	$T_j = -55^{\circ}C$ to $125^{\circ}C$	–	–	$\pm 1.5$	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic ( $T_j = -55^{\circ}C$ to $125^{\circ}C$ )	–	–	$\pm 1$	
<b>Analog Inputs<sup>(2)</sup></b>						
ADC input ranges		Unipolar operation	0	–	1	V
		Bipolar operation	-0.5	–	+0.5	V
		Unipolar common mode range (FS input)	0	–	+0.5	V
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V
Maximum external channel input ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	–	$V_{CCADC}$	V

## Revision History

The following table shows the revision history for this document.

Date	Version	Description of Revisions
04/20/2017	1.3	<p>Updated <a href="#">Table 25</a>, <a href="#">Table 26</a>, and <a href="#">Table 27</a> to production release for the following devices/speed/temperature grades in Vivado Design Suite 2017.1.</p> <p>XCZU2CG and XCZU2EG: -2E, -2I, -1E, -1I      XCZU3CG and XCZU3EG: -2E, -2I, -1E, -1I      XCZU6CG and XCZU6EG: -2E, -2I, -1E, -1I      XCZU9CG and XCZU9EG: -2E, -2I, -1E, -1I</p> <p>Added -2E (<math>V_{CCINT} = 0.85V</math>) speed grade where applicable. Removed -3E speed grade from the XCZU2 and XCZU3 devices in <a href="#">Table 26</a> and where applicable.</p> <p>In <a href="#">Table 1</a>, updated values and <a href="#">Note 2</a>. In <a href="#">Table 2</a>, added or updated many of the notes. Updated <a href="#">Table 4</a> including the notes and added <a href="#">Note 6</a>. Moved and updated <a href="#">Table 5</a>. Added <a href="#">Table 8</a>. Updated <a href="#">Table 9</a> and added <a href="#">Note 4</a>. Updated <a href="#">Table 10</a> and added <a href="#">Note 1</a>.</p> <p>Revised <math>V_{ICM}</math> in <a href="#">Table 23</a>. Updated <a href="#">Table 30</a> and removed Note 1. Added <a href="#">Table 31</a> and <a href="#">Table 32</a>. Updated <a href="#">Table 33</a> and removed <math>F_{FTMCLK}</math>. Updated <math>T_{RFPSCLK}</math> in <a href="#">Table 34</a>. Updated <a href="#">Note 1</a> in <a href="#">Table 37</a>. Updated <a href="#">Table 39</a>. Removed the <i>PS NAND Memory Controller Interface</i> section. Significant changes to <a href="#">Table 41</a> and removed Note 3. Significant changes to <a href="#">Table 42</a> and updated <a href="#">Note 1</a>. Removed <math>F_{TSU\_REF\_CLK}</math> from <a href="#">Table 44</a>. Revised <a href="#">Table 45</a> and added <a href="#">Note 2</a> and <a href="#">Note 3</a>. Revised <a href="#">Table 46</a> and added <a href="#">Note 2</a> and <a href="#">Note 3</a>. Updated <a href="#">Table 48</a>. Updated <a href="#">Table 51</a> and removed Note 2. Revised <a href="#">Table 52</a>. Revised many of the tables in the <i>PS-GTR Transceiver</i> section. Revised <a href="#">Table 70</a> and <a href="#">Table 71</a>. Removed Note 8 from <a href="#">Table 74</a>.</p> <p>Updated the values in <a href="#">Table 75</a>, <a href="#">Table 76</a>, <a href="#">Table 77</a>, <a href="#">Table 80</a>, <a href="#">Table 87</a>, <a href="#">Table 88</a>, <a href="#">Table 89</a>, <a href="#">Table 90</a>, and <a href="#">Table 91</a> to the Vivado Design Suite 2017.1 speed specifications.</p> <p>Updated the values in <a href="#">Table 81</a> and <a href="#">Table 82</a>. Added values to <a href="#">Table 92</a>. Updated <a href="#">Table 93</a>. Revised <math>D_{VPPOUT}</math> in <a href="#">Table 94</a>. Update the values in <a href="#">Table 96</a>. Added <a href="#">Note 6</a> to <a href="#">Table 102</a>. Updated <a href="#">Table 103</a> and <a href="#">Table 104</a>. Revised <math>D_{VPPOUT}</math> in <a href="#">Table 106</a>. Updated the values in <a href="#">Table 108</a>. In <a href="#">Table 109</a> updated the -1 (0.85V) specifications and removed Note 1. In <a href="#">Table 114</a> updated the -1 (0.85V) specifications and added <a href="#">Note 6</a>. In <a href="#">Table 115</a> and <a href="#">Table 116</a>, added the 28.21 jitter tolerance values and revised the notes. Revised the <i>Integrated Interface Block for Interlaken</i> and <i>Integrated Interface Block for 100G Ethernet MAC and PCS</i> sections. Revised the <i>Configuration Switching Characteristics</i> section. Removed the <i>eFUSE Programming Conditions</i> table and added the specifications to <a href="#">Table 2</a> and <a href="#">Table 3</a>.</p>

Date	Version	Description of Revisions
02/10/2017	1.2	<p>Updated some of the maximum voltages in the <a href="#">Processor System (PS)</a> section and other specifications in the <a href="#">Programmable Logic (PL)</a> and <a href="#">GTH or GTY Transceiver</a> sections of <a href="#">Table 1</a>. Updated <a href="#">Table 2</a>, <a href="#">Table 4</a>, <a href="#">Table 6</a>, <a href="#">Table 7</a>, and <a href="#">Table 9</a>. Revised the <a href="#">Power Supply Sequencing</a> section including <a href="#">Table 10</a>. Added PS and VCU ramp times to <a href="#">Table 11</a>. Revised <math>V_{ODIFF}</math> in <a href="#">Table 24</a>. Updated <a href="#">Table 25</a>. Added <a href="#">Note 1</a> to <a href="#">Table 26</a>. <a href="#">Table 30</a> replaces the previous three PS memory performance tables. Added values to <a href="#">Table 34</a>, <a href="#">Table 37</a>, and <a href="#">Table 38</a>. Deleted the waveforms in the PS Switching Characteristics section (Figures 1-16 and Figures 25-26). Revised values in the <a href="#">PS NAND Memory Controller Interface</a> section. Added and updated data in <a href="#">Table 40</a>. Added Note 3 to <a href="#">Table 41</a>. Added Note 3 to <a href="#">Table 42</a>. Added <a href="#">Note 1</a> to <a href="#">Table 45</a>. Updated <a href="#">Table 48</a> and removed Note 3. Added data to <a href="#">Table 56</a>. Updated <a href="#">Table 60</a>. Added <a href="#">Table 61</a>. Updated <a href="#">Table 63</a>. Revised <a href="#">Table 69</a>. Added data to <a href="#">Table 70</a>. Added <a href="#">Note 2</a> to <a href="#">Table 71</a>. Updated <a href="#">Table 74</a> and added <a href="#">Note 4</a>. Updated <math>V_L</math> and <math>V_H</math> values in <a href="#">Table 78</a>. Added <math>T_{MINPER\_CLK}</math>, revised <math>F_{REFCLK}</math>, and <a href="#">Note 1</a> to <a href="#">Table 82</a>. Added <math>MMCM\_F_{DPRCLK\_MAX}</math> to <a href="#">Table 85</a> and <math>PLL\_F_{DPRCLK\_MAX}</math> to <a href="#">Table 86</a>. Added data to <a href="#">Table 94</a>, <a href="#">Table 96</a>, <a href="#">Table 98</a>, <a href="#">Table 101</a>, and updated the note references in <a href="#">Table 102</a>. Updated <a href="#">Table 103</a> and added Note 8. Updated <a href="#">Table 104</a> and added <a href="#">Note 7</a>. Added more protocols, <a href="#">Note 1</a> and <a href="#">Note 2</a> to <a href="#">Table 105</a>. Removed the <a href="#">GTH Transceiver Protocol Jitter Characteristics</a> section because it is covered in <a href="#">Table 105</a>. Added <a href="#">Note 1</a> to <a href="#">Table 109</a>. Added data to <a href="#">Table 106</a>, <a href="#">Table 108</a>, <a href="#">Table 110</a>, <a href="#">Table 113</a>. Added <a href="#">Note 2</a> to <a href="#">Table 112</a>. Added note references in <a href="#">Table 114</a>. Updated <a href="#">Table 115</a> and added <a href="#">Note 8</a>. Updated <a href="#">Table 116</a> and added <a href="#">Note 7</a>. Added more protocols and <a href="#">Note 3</a> to <a href="#">Table 117</a>. Removed the <a href="#">GTY Transceiver Protocol Jitter Characteristics</a> section because it is covered in <a href="#">Table 117</a>. Revised <a href="#">Table 124</a>. Added <math>T_{POR}</math> and updated <math>F_{ICAPCK}</math> in <a href="#">Table 127</a>. Updated the <a href="#">Automotive Applications Disclaimer</a>.</p>
06/20/2016	1.1	<p>Updated the <a href="#">Summary</a> description. In <a href="#">Table 1</a>, revised <math>V_{IN}</math> for HP I/O banks and added clarifications to some descriptions and symbols. Added <math>I_{RPU}</math>, <math>I_{RPD}</math>, and <a href="#">Note 4</a> to <a href="#">Table 2</a> and updated <math>V_{PS\_MGTRAVCC}</math>, the <a href="#">PL System Monitor</a> section, and <a href="#">Note 3</a> and <a href="#">Note 5</a>. Updated <a href="#">Note 5</a> in <a href="#">Table 4</a>. Updated the <a href="#">PS Power-On/Off Power Supply Sequencing</a> section including all the voltage supply names. Added <a href="#">MIPI_DPHY_DCI</a> to <a href="#">Table 14</a>, <a href="#">Table 15</a>, and <a href="#">Table 17</a>. Updated <a href="#">Table 23</a>, including removing the <math>V_{CCO}</math> specification and adding <a href="#">Note 1</a>. Added <a href="#">Note 1</a> to <a href="#">Table 24</a>. Updated <a href="#">Table 25</a> speed specifications for Vivado Design Suite 2016.1. Added values to <a href="#">Table 28</a>. Updated the -2 value in <a href="#">Table 29</a>. Added <math>F_{DPLIVEVIDEO}</math> and updated <math>F_{FCIDMACLK}</math> in <a href="#">Table 33</a>. Added VCO frequencies to <a href="#">Table 36</a>. Added the <math>T_{PSPOR}</math> minimum to <a href="#">Table 37</a> and updated <a href="#">Note 1</a>. Added <a href="#">Table 38</a>. Added value delineation over <math>V_{CCINT}</math> operating voltages in <a href="#">Table 39</a>. Revised values for <math>F_{TCK}</math> and <math>T_{TAPTCK}/T_{TCKTAP}</math> in <a href="#">Table 40</a> and added value delineation over <math>V_{CCINT}</math> operating voltages. Updated the <a href="#">PS NAND Memory Controller Interface</a> section. Revised some units and <a href="#">Note 1</a> in <a href="#">Table 41</a> and <a href="#">Table 42</a>. Removed Figure 6: Quad-SPI Interface (Feedback Clock Disabled) Timing. Updated <a href="#">Note 1</a> of <a href="#">Table 43</a>. Added <math>F_{TSI\_REF\_CLK}</math> to <a href="#">Table 44</a> and updated <a href="#">Note 1</a>. In <a href="#">Table 45</a>, revised <math>T_{DCSDHSCLK1}</math>, <math>T_{DCSDHSCLK2}</math>, and <math>T_{DCSDHSCLK3}</math> and <a href="#">Note 1</a>. In <a href="#">Table 46</a>, revised <a href="#">Note 1</a>. In <a href="#">Table 47</a>, revised <a href="#">Note 1</a>. Revised <a href="#">Table 48</a>, including <a href="#">Note 1</a>, and added <a href="#">Note 2</a> and <a href="#">Note 3</a>. In <a href="#">Table 49</a>, <a href="#">Table 50</a>, <a href="#">Table 51</a>, and <a href="#">Table 53</a>, revised <a href="#">Note 1</a>. Updated <a href="#">Table 71</a>. Replaced <a href="#">Table 74</a>. Updated <a href="#">Table 75</a> and <a href="#">Table 76</a>. Updated <a href="#">Table 78</a> and <a href="#">Table 79</a>. In <a href="#">Table 80</a>, added the <a href="#">Block RAM and FIFO Clock-to-Out Delays</a> section. Updated the <math>R_{IN}</math> and <math>C_{EXT}</math> values in <a href="#">Table 57</a> and <a href="#">Table 95</a>. Updated the -2 (0.72V) and -1 (0.72V) values and added <a href="#">Note 1</a> to <a href="#">Table 97</a>. Added <a href="#">Table 100</a> and <a href="#">Table 112</a>. Added <a href="#">Note 2</a> to <a href="#">Table 106</a>. Revised data in <a href="#">Table 109</a>. Revised <a href="#">Table 114</a>. Revised data and added notes in the <a href="#">Integrated Interface Block for Interlaken</a> section and <a href="#">Table 121</a>. Moved <a href="#">Table 123</a>. Revised INL in <a href="#">Table 124</a>. Added notes to <a href="#">Table 125</a> and <a href="#">Table 126</a>. In the <a href="#">eFUSE and Programming Conditions</a> table, updated the <math>I_{PSFS}</math> description.</p>
11/24/2015	1.0	Initial Xilinx release.