



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Architecture            | MCU, FPGA   |
| Core Processor          | Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™  |
| Flash Size              | -   |
| RAM Size                | 256KB   |
| Peripherals             | DMA, WDT  |
| Connectivity            | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG  |
| Speed                   | 500MHz, 1.2GHz  |
| Primary Attributes      | Zynq®UltraScale+™ FPGA, 103K+ Logic Cells   |
| Operating Temperature   | -40°C ~ 100°C (TJ)  |
| Package / Case          | 484-BFBGA, FCBGA  |
| Supplier Device Package | 484-FCBGA (19x19)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/xilinx/xczu2cg-l1sbva484i">https://www.e-xfl.com/product-detail/xilinx/xczu2cg-l1sbva484i</a> |

## PS-PL Power Sequencing

The PS and PL power supplies are fully independent. All PS power supplies can be powered before or after any PL power supplies. The PS and PL power regions are isolated to prevent damage.

## Power Supply Requirements

Table 10 shows the minimum current, in addition to  $I_{CCQ}$  maximum, required by each Zynq UltraScale+ device for proper power-on and configuration. If the current minimums shown in Table 10 are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after  $V_{CCINT}$  is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 10: Power-on Current by Device<sup>(1)</sup>

| $I_{CC}$ Min =                          | $I_{CCQ}$ +                           | XCZU2 | XCZU3 | XCZU4 | XCZU5 | XCZU6 | XCZU7 | XCZU9 | XCZU11 | XCZU15 | XCZU17 | XCZU19 | Units |
|---|---------------------------------------|-------|-------|-------|-------|-------|-------|-------|--------|--------|--------|--------|-------|
| $I_{CCINTMIN}$                          | $I_{CCINTQ}^+$                        | 464   | 464   | 770   | 770   | 1800  | 1514  | 1800  | 1961   | 2242   | 3433   | 3433   | mA    |
| $I_{CCINT\_IOMIN}^+$<br>$I_{CCBRAMMIN}$ | $I_{CCBRAMQ}^+$<br>$I_{CCINT\_IOQ}^+$ | 155   | 155   | 257   | 257   | 600   | 505   | 600   | 654    | 748    | 1145   | 1145   | mA    |
| $I_{CCOMIN}$                            | $I_{CCOQ}^+$                          | 50    | 50    | 50    | 50    | 50    | 50    | 50    | 55     | 63     | 96     | 96     | mA    |
| $I_{CCAUXMIN}^+$<br>$I_{CCAUX\_IOMIN}$  | $I_{CCAUXQ}^+$<br>$I_{CCAUX\_IOQ}^+$  | 111   | 111   | 386   | 386   | 650   | 362   | 650   | 709    | 810    | 1240   | 1240   | mA    |

**Notes:**

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at [www.xilinx.com/power](http://www.xilinx.com/power)) to estimate power-on current for all supplies.

Table 11 shows the power supply ramp time.

Table 11: Power Supply Ramp Time

| Symbol                  | Description   | Min | Max | Units |
|-------------------------|---|-----|-----|-------|
| $T_{VCCINT}$            | Ramp time from GND to 95% of $V_{CCINT}$ .            | 0.2 | 40  | ms    |
| $T_{VCCINT\_IO}$        | Ramp time from GND to 95% of $V_{CCINT\_IO}$ .        | 0.2 | 40  | ms    |
| $T_{VCCINT\_VCU}$       | Ramp time from GND to 95% of $V_{CCINT\_VCU}$ .       | 0.2 | 40  | ms    |
| $T_{VCCO}$              | Ramp time from GND to 95% of $V_{CCO}$ .              | 0.2 | 40  | ms    |
| $T_{VCCAUX}$            | Ramp time from GND to 95% of $V_{CCAUX}$ .            | 0.2 | 40  | ms    |
| $T_{VCCBRAM}$           | Ramp time from GND to 95% of $V_{CCBRAM}$ .           | 0.2 | 40  | ms    |
| $T_{MGTAVCC}$           | Ramp time from GND to 95% of $V_{MGTAVCC}$ .          | 0.2 | 40  | ms    |
| $T_{MGTAVTT}$           | Ramp time from GND to 95% of $V_{MGTAVTT}$ .          | 0.2 | 40  | ms    |
| $T_{MGTVCCAUX}$         | Ramp time from GND to 95% of $V_{MGTVCCAUX}$ .        | 0.2 | 40  | ms    |
| $T_{VCC\_PSINTFP}$      | Ramp time from GND to 95% of $V_{CC\_PSINTFP}$ .      | 0.2 | 40  | ms    |
| $T_{VCC\_PSINTLP}$      | Ramp time from GND to 95% of $V_{CC\_PSINTLP}$ .      | 0.2 | 40  | ms    |
| $T_{VCC\_PSAUX}$        | Ramp time from GND to 95% of $V_{CC\_PSAUX}$ .        | 0.2 | 40  | ms    |
| $T_{VCC\_PSINTFP\_DDR}$ | Ramp time from GND to 95% of $V_{CC\_PSINTFP\_DDR}$ . | 0.2 | 40  | ms    |
| $T_{VCC\_PSADC}$        | Ramp time from GND to 95% of $V_{CC\_PSADC}$ .        | 0.2 | 40  | ms    |
| $T_{VCC\_PSPLL}$        | Ramp time from GND to 95% of $V_{CC\_PSPLL}$ .        | 0.2 | 40  | ms    |
| $T_{PS\_MGTRAVCC}$      | Ramp time from GND to 95% of $V_{CC\_MGTRAVCC}$ .     | 0.2 | 40  | ms    |
| $T_{PS\_MGTRAVTT}$      | Ramp time from GND to 95% of $V_{CC\_MGTRAVTT}$ .     | 0.2 | 40  | ms    |

**Table 15: SelectIO DC Input and Output Levels for HP I/O Banks<sup>(1)(2)(3)</sup>**

| I/O Standard                    | V <sub>IL</sub> |                          | V <sub>IH</sub>          |                          | V <sub>OL</sub>             | V <sub>OH</sub>             | I <sub>OL</sub> | I <sub>OH</sub> |
|---------------------------------|-----------------|--------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
|                                 | V, Min          | V, Max                   | V, Min                   | V, Max                   | V, Max                      | V, Min                      | mA              | mA              |
| HSTL_I                          | -0.300          | V <sub>REF</sub> - 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | 0.400                       | V <sub>CCO</sub> - 0.400    | 5.8             | -5.8            |
| HSTL_I_12                       | -0.300          | V <sub>REF</sub> - 0.080 | V <sub>REF</sub> + 0.080 | V <sub>CCO</sub> + 0.300 | 25% V <sub>CCO</sub>        | 75% V <sub>CCO</sub>        | 4.1             | -4.1            |
| HSTL_I_18                       | -0.300          | V <sub>REF</sub> - 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | 0.400                       | V <sub>CCO</sub> - 0.400    | 6.2             | -6.2            |
| HSUL_12                         | -0.300          | V <sub>REF</sub> - 0.130 | V <sub>REF</sub> + 0.130 | V <sub>CCO</sub> + 0.300 | 20% V <sub>CCO</sub>        | 80% V <sub>CCO</sub>        | 0.1             | -0.1            |
| LVC MOS12                       | -0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.400                       | V <sub>CCO</sub> - 0.400    | Note 4          | Note 4          |
| LVC MOS15                       | -0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> - 0.450    | Note 5          | Note 5          |
| LVC MOS18                       | -0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> - 0.450    | Note 5          | Note 5          |
| LVDCI_15                        | -0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> - 0.450    | 7.0             | -7.0            |
| LVDCI_18                        | -0.300          | 35% V <sub>CCO</sub>     | 65% V <sub>CCO</sub>     | V <sub>CCO</sub> + 0.300 | 0.450                       | V <sub>CCO</sub> - 0.450    | 7.0             | -7.0            |
| SSTL12                          | -0.300          | V <sub>REF</sub> - 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 - 0.150 | V <sub>CCO</sub> /2 + 0.150 | 8.0             | -8.0            |
| SSTL135                         | -0.300          | V <sub>REF</sub> - 0.090 | V <sub>REF</sub> + 0.090 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 - 0.150 | V <sub>CCO</sub> /2 + 0.150 | 9.0             | -9.0            |
| SSTL15                          | -0.300          | V <sub>REF</sub> - 0.100 | V <sub>REF</sub> + 0.100 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 - 0.175 | V <sub>CCO</sub> /2 + 0.175 | 10.0            | -10.0           |
| SSTL18_I                        | -0.300          | V <sub>REF</sub> - 0.125 | V <sub>REF</sub> + 0.125 | V <sub>CCO</sub> + 0.300 | V <sub>CCO</sub> /2 - 0.470 | V <sub>CCO</sub> /2 + 0.470 | 7.0             | -7.0            |
| MIPI_DPHY_DCI_LP <sup>(6)</sup> | -0.300          | 0.550                    | 0.880                    | V <sub>CCO</sub> + 0.300 | 0.050                       | 1.100                       | 0.01            | -0.01           |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
3. POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
4. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
6. Low-power option for MIPI\_DPHY\_DCI.

**Table 16: DC Input Levels for Single-ended POD10 and POD12 I/O Standards<sup>(1)(2)</sup>**

| I/O Standard | V <sub>IL</sub> |                          | V <sub>IH</sub>          |                          |
|--------------|-----------------|--------------------------|--------------------------|--------------------------|
|              | V, Min          | V, Max                   | V, Min                   | V, Max                   |
| POD10        | -0.300          | V <sub>REF</sub> - 0.068 | V <sub>REF</sub> + 0.068 | V <sub>CCO</sub> + 0.300 |
| POD12        | -0.300          | V <sub>REF</sub> - 0.068 | V <sub>REF</sub> + 0.068 | V <sub>CCO</sub> + 0.300 |

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

## LVDS DC Specifications (LVDS\_25)

The LVDS\_25 standard is available in the HD I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)) for more information.

Table 23: LVDS\_25 DC Specifications

| Symbol          | DC Parameter   | Min   | Typ   | Max                | Units |
|-----------------|--|-------|-------|--------------------|-------|
| $V_{CCO}^{(1)}$ | Supply voltage.  | 2.375 | 2.500 | 2.625              | V     |
| $V_{IDIFF}$     | Differential input voltage:<br>( $\overline{Q} - Q$ ), $\overline{Q} = \text{High}$<br>( $Q - \overline{Q}$ ), $Q = \text{High}$ | 100   | 350   | 600 <sup>(2)</sup> | mV    |
| $V_{ICM}$       | Input common-mode voltage.   | 0.300 | 1.200 | 1.425              | V     |

### Notes:

- LVDS\_25 in HD I/O banks supports inputs only. LVDS\_25 inputs without internal termination have no  $V_{CCO}$  requirements. Any  $V_{CCO}$  can be chosen as long as the input voltage levels do not violate the *Recommended Operating Condition* (Table 2) specification for the  $V_{IN}$  I/O pin voltage.
- Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{IDIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)) for more information.

Table 24: LVDS DC Specifications

| Symbol              | DC Parameter  | Conditions  | Min   | Typ   | Max                | Units |
|---------------------|---|---|-------|-------|--------------------|-------|
| $V_{CCO}^{(1)}$     | Supply voltage.   |   | 1.710 | 1.800 | 1.890              | V     |
| $V_{ODIFF}^{(2)}$   | Differential output voltage:<br>( $\overline{Q} - Q$ ), $\overline{Q} = \text{High}$<br>( $Q - \overline{Q}$ ), $Q = \text{High}$ | $R_T = 100\Omega$ across $Q$ and $\overline{Q}$ signals | 247   | 350   | 454                | mV    |
| $V_{OCM}^{(2)}$     | Output common-mode voltage.   | $R_T = 100\Omega$ across $Q$ and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425              | V     |
| $V_{IDIFF}^{(3)}$   | Differential input voltage:<br>( $\overline{Q} - Q$ ), $\overline{Q} = \text{High}$<br>( $Q - \overline{Q}$ ), $Q = \text{High}$  |   | 100   | 350   | 600 <sup>(3)</sup> | mV    |
| $V_{ICM\_DC}^{(4)}$ | Input common-mode voltage (DC coupling).  |   | 0.300 | 1.200 | 1.425              | V     |
| $V_{ICM\_AC}^{(5)}$ | Input common-mode voltage (AC coupling).  |   | 0.600 | –     | 1.100              | V     |

### Notes:

- In HP I/O banks, when LVDS is used with input-only functionality, it can be placed in a bank where the  $V_{CCO}$  levels are different from the specified level only if internal differential termination is not used. In this scenario,  $V_{CCO}$  must be chosen to ensure the input pin voltage levels do not violate the *Recommended Operating Condition* (Table 2) specification for the  $V_{IN}$  I/O pin voltage.
- $V_{OCM}$  and  $V_{ODIFF}$  values are for  $LVDS\_PRE\_EMPHASIS = \text{FALSE}$ .
- Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{IDIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.
- Input common mode voltage for DC coupled configurations.  $EQUALIZATION = \text{EQ\_NONE}$  (Default).
- External input common mode voltage specification for AC coupled configurations.  $EQUALIZATION = \text{EQ\_LEVEL0}$ ,  $\text{EQ\_LEVEL1}$ ,  $\text{EQ\_LEVEL2}$ ,  $\text{EQ\_LEVEL3}$ ,  $\text{EQ\_LEVEL4}$ .

**Table 26: Speed Grade Designations by Device (Cont'd)**

| Device  | Speed Grade, Temperature Ranges, and V <sub>CCINT</sub> Operating Voltages   |             |  |
|---------|--|-------------|--|
|         | Advance  | Preliminary | Production   |
| XCZU5EG | -3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V) |             |  |
| XCZU5EV | -3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V) |             |  |
| XCZU6CG | -2LE (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.72V)   |             | -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V)<br>-1I (V <sub>CCINT</sub> = 0.85V) |
| XCZU6EG | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2LE (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.72V)   |             | -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V)<br>-1I (V <sub>CCINT</sub> = 0.85V) |
| XCZU7CG | -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)                                   |             |  |
| XCZU7EG | -3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V) |             |  |
| XCZU7EV | -3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V) |             |  |
| XCZU9CG | -2LE (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.72V)   |             | -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V)<br>-1I (V <sub>CCINT</sub> = 0.85V) |
| XCZU9EG | -3E (V <sub>CCINT</sub> = 0.90V)<br>-2LE (V <sub>CCINT</sub> = 0.85V)<br>-2LE (V <sub>CCINT</sub> = 0.72V)<br>-1LI (V <sub>CCINT</sub> = 0.85V)<br>-1LI (V <sub>CCINT</sub> = 0.72V)   |             | -2E (V <sub>CCINT</sub> = 0.85V)<br>-2I (V <sub>CCINT</sub> = 0.85V)<br>-1E (V <sub>CCINT</sub> = 0.85V)<br>-1I (V <sub>CCINT</sub> = 0.85V) |

## Processor System (PS) Performance Characteristics

Table 28: Processor Performance

| Symbol              | Description                  | Speed Grade |      |      | Units |
|---------------------|------------------------------|-------------|------|------|-------|
|                     |                              | -3          | -2   | -1   |       |
| F <sub>APUMAX</sub> | Maximum APU clock frequency. | 1500        | 1333 | 1200 | MHz   |
| F <sub>RPUMAX</sub> | Maximum RPU clock frequency. | 600         | 533  | 500  | MHz   |
| F <sub>GPUMAX</sub> | Maximum GPU clock frequency. | 667         | 600  | 600  | MHz   |

Table 29: Configuration and Security Unit Performance

| Symbol                 | Description                                   | Speed Grade |     |     | Units |
|------------------------|---|-------------|-----|-----|-------|
|                        |   | -3          | -2  | -1  |       |
| F <sub>CSUCIBMAX</sub> | Maximum CSU crypto interface block frequency. | 400         | 400 | 400 | MHz   |

Table 30: PS DDR Performance

| Memory Standard | Package                                | DRAM Type                          | Speed Grade |      |     |      |     |      | Units |
|-----------------|--|------------------------------------|-------------|------|-----|------|-----|------|-------|
|                 |  |                                    | -3          |      | -2  |      | -1  |      |       |
|                 |  |                                    | Min         | Max  | Min | Max  | Min | Max  |       |
| DDR4            | All FFV packages, FBVB900, and SFVC784 | Single rank component              | 664         | 2400 | 664 | 2400 | 664 | 2400 | Mb/s  |
|                 |  | 1 rank DIMM <sup>(1)(2)</sup>      | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 |  | 2 rank DIMM <sup>(1)(3)</sup>      | 664         | 1866 | 664 | 1866 | 664 | 1866 | Mb/s  |
|                 | SFVA625                                | Single rank component              | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 |  | 1 rank DIMM <sup>(1)(2)</sup>      | 664         | 1866 | 664 | 1866 | 664 | 1866 | Mb/s  |
|                 |  | 2 rank DIMM <sup>(1)(3)</sup>      | 664         | 1600 | 664 | 1600 | 664 | 1600 | Mb/s  |
|                 | SBVA484                                | Single rank component              | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
|                 |  | 1 rank DIMM <sup>(1)(2)</sup>      | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
|                 |  | 2 rank DIMM <sup>(1)(3)</sup>      | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
| LPDDR4          | All FFV packages, FBVB900 and SFVC784  | Single die package <sup>(5)</sup>  | 664         | 2400 | 664 | 2400 | 664 | 2400 | Mb/s  |
|                 |  | Dual die package <sup>(4)(5)</sup> | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 | SFVA625                                | Single die package <sup>(5)</sup>  | 664         | 2133 | 664 | 2133 | 664 | 2133 | Mb/s  |
|                 |  | Dual die package <sup>(4)(5)</sup> | 664         | 1866 | 664 | 1866 | 664 | 1866 | Mb/s  |
|                 | SBVA484                                | Single die package <sup>(5)</sup>  | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |
|                 |  | Dual die package <sup>(4)(5)</sup> | 664         | 1066 | 664 | 1066 | 664 | 1066 | Mb/s  |

## PS Configuration

Table 39: Processor Configuration Access Port Switching Characteristics

| Symbol       | Description   | Speed Grade and $V_{CCINT}$ Operating Voltages |       |     |       |     | Units |
|--------------|---|--|-------|-----|-------|-----|-------|
|              |   | 0.90V  | 0.85V |     | 0.72V |     |       |
|              |   | -3   | -2    | -1  | -2    | -1  |       |
| $F_{PCAPCK}$ | Maximum processor configuration access port (PCAP) frequency. | 200  | 200   | 200 | 150   | 150 | MHz   |

Table 40: Boundary-Scan Port Switching Characteristics

| Symbol                  | Description                     | Speed Grade and $V_{CCINT}$ Operating Voltages |         |         |         |         | Units   |
|-------------------------|---------------------------------|--|---------|---------|---------|---------|---------|
|                         |                                 | 0.90V  | 0.85V   |         | 0.72V   |         |         |
|                         |                                 | -3   | -2      | -1      | -2      | -1      |         |
| $F_{TCK}$               | JTAG clock maximum frequency.   | 25   | 25      | 25      | 15      | 15      | MHz     |
| $T_{TAPTCK}/T_{TCKTAP}$ | TMS and TDI setup and hold.     | 4.0/2.0  | 4.0/2.0 | 4.0/2.0 | 5.0/2.0 | 5.0/2.0 | ns, Min |
| $T_{TCKTDO}$            | TCK falling edge to TDO output. | 16.1   | 16.1    | 16.1    | 24      | 24      | ns, Max |

**Notes:**

- The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength.

**Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)**

| I/O Standards    | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |         |         |         |         | Units |
|------------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|---------|---------|---------|---------|-------|
|                  | 0.90V                          |       | 0.85V |       | 0.72V | 0.90V                           |       | 0.85V |       | 0.72V | 0.90V                            |         | 0.85V   |         | 0.72V   |       |
|                  | -3                             | -2    | -1    | -2    | -1    | -3                              | -2    | -1    | -2    | -1    | -3                               | -2      | -1      | -2      | -1      |       |
| LVC MOS18_F_8    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.573                           | 0.573 | 0.600 | 0.573 | 0.600 | 0.733                            | 0.733   | 0.767   | 0.733   | 0.767   | ns    |
| LVC MOS18_M_12   | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.640                           | 0.640 | 0.678 | 0.640 | 0.678 | 0.670                            | 0.670   | 0.709   | 0.670   | 0.709   | ns    |
| LVC MOS18_M_2    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.798                           | 0.798 | 0.822 | 0.798 | 0.822 | 0.991                            | 0.991   | 1.016   | 0.991   | 1.016   | ns    |
| LVC MOS18_M_4    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.664                           | 0.664 | 0.693 | 0.664 | 0.693 | 0.798                            | 0.798   | 0.836   | 0.798   | 0.836   | ns    |
| LVC MOS18_M_6    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.629                           | 0.629 | 0.663 | 0.629 | 0.663 | 0.735                            | 0.735   | 0.775   | 0.735   | 0.775   | ns    |
| LVC MOS18_M_8    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.626                           | 0.626 | 0.661 | 0.626 | 0.661 | 0.705                            | 0.705   | 0.746   | 0.705   | 0.746   | ns    |
| LVC MOS18_S_12   | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.795                           | 0.795 | 0.861 | 0.795 | 0.861 | 0.683                            | 0.683   | 0.721   | 0.683   | 0.721   | ns    |
| LVC MOS18_S_2    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.862                           | 0.862 | 0.897 | 0.862 | 0.897 | 1.076                            | 1.076   | 1.098   | 1.076   | 1.098   | ns    |
| LVC MOS18_S_4    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.716                           | 0.716 | 0.758 | 0.716 | 0.758 | 0.829                            | 0.829   | 0.872   | 0.829   | 0.872   | ns    |
| LVC MOS18_S_6    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.682                           | 0.682 | 0.724 | 0.682 | 0.724 | 0.724                            | 0.724   | 0.762   | 0.724   | 0.762   | ns    |
| LVC MOS18_S_8    | 0.418                          | 0.418 | 0.445 | 0.418 | 0.445 | 0.707                           | 0.707 | 0.760 | 0.707 | 0.760 | 0.709                            | 0.709   | 0.745   | 0.709   | 0.745   | ns    |
| LVDCI_15_F       | 0.425                          | 0.425 | 0.462 | 0.425 | 0.462 | 0.426                           | 0.426 | 0.443 | 0.426 | 0.443 | 0.548                            | 0.548   | 0.581   | 0.548   | 0.581   | ns    |
| LVDCI_15_M       | 0.425                          | 0.425 | 0.462 | 0.425 | 0.462 | 0.553                           | 0.553 | 0.582 | 0.553 | 0.582 | 0.645                            | 0.645   | 0.685   | 0.645   | 0.685   | ns    |
| LVDCI_15_S       | 0.425                          | 0.425 | 0.462 | 0.425 | 0.462 | 0.749                           | 0.749 | 0.803 | 0.749 | 0.803 | 0.821                            | 0.821   | 0.890   | 0.821   | 0.890   | ns    |
| LVDCI_18_F       | 0.414                          | 0.414 | 0.447 | 0.414 | 0.447 | 0.441                           | 0.441 | 0.459 | 0.441 | 0.459 | 0.560                            | 0.560   | 0.589   | 0.560   | 0.589   | ns    |
| LVDCI_18_M       | 0.414                          | 0.414 | 0.447 | 0.414 | 0.447 | 0.554                           | 0.554 | 0.585 | 0.554 | 0.585 | 0.644                            | 0.644   | 0.683   | 0.644   | 0.683   | ns    |
| LVDCI_18_S       | 0.414                          | 0.414 | 0.447 | 0.414 | 0.447 | 0.760                           | 0.760 | 0.818 | 0.760 | 0.818 | 0.837                            | 0.837   | 0.899   | 0.837   | 0.899   | ns    |
| LVDS             | 0.539                          | 0.539 | 0.620 | 0.539 | 0.620 | 0.626                           | 0.626 | 0.662 | 0.626 | 0.662 | 960.447                          | 960.447 | 960.447 | 960.447 | 960.447 | ns    |
| MIPI_DPHY_DCI_HS | 0.386                          | 0.386 | 0.415 | 0.386 | 0.415 | 0.502                           | 0.502 | 0.522 | 0.502 | 0.522 | N/A                              | N/A     | N/A     | N/A     | N/A     | ns    |
| MIPI_DPHY_DCI_LP | 8.438                          | 8.438 | 8.792 | 8.438 | 8.792 | 0.914                           | 0.914 | 0.937 | 0.914 | 0.937 | N/A                              | N/A     | N/A     | N/A     | N/A     | ns    |
| POD10_DCI_F      | 0.408                          | 0.408 | 0.430 | 0.408 | 0.430 | 0.425                           | 0.425 | 0.444 | 0.425 | 0.444 | 0.555                            | 0.555   | 0.584   | 0.555   | 0.584   | ns    |
| POD10_DCI_M      | 0.408                          | 0.408 | 0.430 | 0.408 | 0.430 | 0.542                           | 0.542 | 0.571 | 0.542 | 0.571 | 0.640                            | 0.640   | 0.681   | 0.640   | 0.681   | ns    |
| POD10_DCI_S      | 0.408                          | 0.408 | 0.430 | 0.408 | 0.430 | 0.754                           | 0.754 | 0.815 | 0.754 | 0.815 | 0.850                            | 0.850   | 0.917   | 0.850   | 0.917   | ns    |
| POD10_F          | 0.407                          | 0.407 | 0.430 | 0.407 | 0.430 | 0.438                           | 0.438 | 0.459 | 0.438 | 0.459 | 0.569                            | 0.569   | 0.601   | 0.569   | 0.601   | ns    |
| POD10_M          | 0.407                          | 0.407 | 0.430 | 0.407 | 0.430 | 0.538                           | 0.538 | 0.568 | 0.538 | 0.568 | 0.630                            | 0.630   | 0.667   | 0.630   | 0.667   | ns    |
| POD10_S          | 0.407                          | 0.407 | 0.430 | 0.407 | 0.430 | 0.766                           | 0.766 | 0.821 | 0.766 | 0.821 | 0.836                            | 0.836   | 0.894   | 0.836   | 0.894   | ns    |
| POD12_DCI_F      | 0.409                          | 0.409 | 0.431 | 0.409 | 0.431 | 0.425                           | 0.425 | 0.443 | 0.425 | 0.443 | 0.558                            | 0.558   | 0.586   | 0.558   | 0.586   | ns    |
| POD12_DCI_M      | 0.409                          | 0.409 | 0.431 | 0.409 | 0.431 | 0.543                           | 0.543 | 0.572 | 0.543 | 0.572 | 0.638                            | 0.638   | 0.678   | 0.638   | 0.678   | ns    |
| POD12_DCI_S      | 0.409                          | 0.409 | 0.431 | 0.409 | 0.431 | 0.772                           | 0.772 | 0.822 | 0.772 | 0.822 | 0.862                            | 0.862   | 0.929   | 0.862   | 0.929   | ns    |
| POD12_F          | 0.409                          | 0.409 | 0.431 | 0.409 | 0.431 | 0.455                           | 0.455 | 0.476 | 0.455 | 0.476 | 0.595                            | 0.595   | 0.626   | 0.595   | 0.626   | ns    |
| POD12_M          | 0.409                          | 0.409 | 0.431 | 0.409 | 0.431 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.582 | 0.641                            | 0.641   | 0.679   | 0.641   | 0.679   | ns    |
| POD12_S          | 0.409                          | 0.409 | 0.431 | 0.409 | 0.431 | 0.767                           | 0.767 | 0.817 | 0.767 | 0.817 | 0.832                            | 0.832   | 0.889   | 0.832   | 0.889   | ns    |
| SLVS_400_18      | 0.539                          | 0.539 | 0.620 | 0.539 | 0.620 | N/A                             | N/A   | N/A   | N/A   | N/A   | N/A                              | N/A     | N/A     | N/A     | N/A     | ns    |
| SSTL12_DCI_F     | 0.381                          | 0.381 | 0.399 | 0.381 | 0.399 | 0.425                           | 0.425 | 0.443 | 0.425 | 0.443 | 0.558                            | 0.558   | 0.586   | 0.558   | 0.586   | ns    |
| SSTL12_DCI_M     | 0.381                          | 0.381 | 0.399 | 0.381 | 0.399 | 0.557                           | 0.557 | 0.587 | 0.557 | 0.587 | 0.654                            | 0.654   | 0.694   | 0.654   | 0.694   | ns    |
| SSTL12_DCI_S     | 0.381                          | 0.381 | 0.399 | 0.381 | 0.399 | 0.754                           | 0.754 | 0.803 | 0.754 | 0.803 | 0.842                            | 0.842   | 0.908   | 0.842   | 0.908   | ns    |
| SSTL12_F         | 0.403                          | 0.403 | 0.403 | 0.403 | 0.403 | 0.412                           | 0.412 | 0.430 | 0.412 | 0.430 | 0.538                            | 0.538   | 0.566   | 0.538   | 0.566   | ns    |
| SSTL12_M         | 0.403                          | 0.403 | 0.403 | 0.403 | 0.403 | 0.553                           | 0.553 | 0.584 | 0.553 | 0.584 | 0.641                            | 0.641   | 0.676   | 0.641   | 0.676   | ns    |
| SSTL12_S         | 0.403                          | 0.403 | 0.403 | 0.403 | 0.403 | 0.758                           | 0.758 | 0.808 | 0.758 | 0.808 | 0.823                            | 0.823   | 0.879   | 0.823   | 0.879   | ns    |
| SSTL135_DCI_F    | 0.366                          | 0.366 | 0.399 | 0.366 | 0.399 | 0.411                           | 0.411 | 0.428 | 0.411 | 0.428 | 0.537                            | 0.537   | 0.565   | 0.537   | 0.565   | ns    |
| SSTL135_DCI_M    | 0.366                          | 0.366 | 0.399 | 0.366 | 0.399 | 0.551                           | 0.551 | 0.582 | 0.551 | 0.582 | 0.645                            | 0.645   | 0.685   | 0.645   | 0.685   | ns    |



Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standards  | T <sub>INBUF_DELAY_PAD_I</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_O_PAD</sub> |       |       |       |       | T <sub>OUTBUF_DELAY_TD_PAD</sub> |         |         |         |         | Units |
|----------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|---------|---------|---------|---------|-------|
|                | 0.90V                          |       | 0.85V |       | 0.72V | 0.90V                           |       | 0.85V |       | 0.72V | 0.90V                            |         | 0.85V   |         | 0.72V   |       |
|                | -3                             | -2    | -1    | -2    | -1    | -3                              | -2    | -1    | -2    | -1    | -3                               | -2      | -1      | -2      | -1      |       |
| SSTL135_DCI_S  | 0.366                          | 0.366 | 0.399 | 0.366 | 0.399 | 0.746                           | 0.746 | 0.799 | 0.746 | 0.799 | 0.829                            | 0.829   | 0.893   | 0.829   | 0.893   | ns    |
| SSTL135_F      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.408                           | 0.408 | 0.428 | 0.408 | 0.428 | 0.528                            | 0.528   | 0.561   | 0.528   | 0.561   | ns    |
| SSTL135_M      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.555                           | 0.555 | 0.585 | 0.555 | 0.585 | 0.641                            | 0.641   | 0.679   | 0.641   | 0.679   | ns    |
| SSTL135_S      | 0.378                          | 0.378 | 0.399 | 0.378 | 0.399 | 0.772                           | 0.772 | 0.823 | 0.772 | 0.823 | 0.827                            | 0.827   | 0.878   | 0.827   | 0.878   | ns    |
| SSTL15_DCI_F   | 0.402                          | 0.402 | 0.417 | 0.402 | 0.417 | 0.412                           | 0.412 | 0.429 | 0.412 | 0.429 | 0.531                            | 0.531   | 0.563   | 0.531   | 0.563   | ns    |
| SSTL15_DCI_M   | 0.402                          | 0.402 | 0.417 | 0.402 | 0.417 | 0.553                           | 0.553 | 0.583 | 0.553 | 0.583 | 0.645                            | 0.645   | 0.685   | 0.645   | 0.685   | ns    |
| SSTL15_DCI_S   | 0.402                          | 0.402 | 0.417 | 0.402 | 0.417 | 0.768                           | 0.768 | 0.822 | 0.768 | 0.822 | 0.847                            | 0.847   | 0.912   | 0.847   | 0.912   | ns    |
| SSTL15_F       | 0.371                          | 0.371 | 0.400 | 0.371 | 0.400 | 0.408                           | 0.408 | 0.428 | 0.408 | 0.428 | 0.530                            | 0.530   | 0.556   | 0.530   | 0.556   | ns    |
| SSTL15_M       | 0.371                          | 0.371 | 0.400 | 0.371 | 0.400 | 0.554                           | 0.554 | 0.585 | 0.554 | 0.585 | 0.639                            | 0.639   | 0.677   | 0.639   | 0.677   | ns    |
| SSTL15_S       | 0.371                          | 0.371 | 0.400 | 0.371 | 0.400 | 0.767                           | 0.767 | 0.817 | 0.767 | 0.817 | 0.813                            | 0.813   | 0.867   | 0.813   | 0.867   | ns    |
| SSTL18_I_DCI_F | 0.329                          | 0.329 | 0.336 | 0.329 | 0.336 | 0.445                           | 0.445 | 0.461 | 0.445 | 0.461 | 0.566                            | 0.566   | 0.595   | 0.566   | 0.595   | ns    |
| SSTL18_I_DCI_M | 0.329                          | 0.329 | 0.336 | 0.329 | 0.336 | 0.554                           | 0.554 | 0.585 | 0.554 | 0.585 | 0.644                            | 0.644   | 0.683   | 0.644   | 0.683   | ns    |
| SSTL18_I_DCI_S | 0.329                          | 0.329 | 0.336 | 0.329 | 0.336 | 0.762                           | 0.762 | 0.818 | 0.762 | 0.818 | 0.837                            | 0.837   | 0.899   | 0.837   | 0.899   | ns    |
| SSTL18_I_F     | 0.316                          | 0.316 | 0.337 | 0.316 | 0.337 | 0.454                           | 0.454 | 0.476 | 0.454 | 0.476 | 0.578                            | 0.578   | 0.608   | 0.578   | 0.608   | ns    |
| SSTL18_I_M     | 0.316                          | 0.316 | 0.337 | 0.316 | 0.337 | 0.571                           | 0.571 | 0.603 | 0.571 | 0.603 | 0.652                            | 0.652   | 0.692   | 0.652   | 0.692   | ns    |
| SSTL18_I_S     | 0.316                          | 0.316 | 0.337 | 0.316 | 0.337 | 0.782                           | 0.782 | 0.835 | 0.782 | 0.835 | 0.816                            | 0.816   | 0.870   | 0.816   | 0.870   | ns    |
| SUB_LVDS       | 0.539                          | 0.539 | 0.620 | 0.539 | 0.620 | 0.660                           | 0.660 | 0.692 | 0.660 | 0.692 | 969.863                          | 969.863 | 969.863 | 969.863 | 969.863 | ns    |

### IOB 3-state Output Switching Characteristics

Table 77 specifies the values of T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> and T<sub>INBUF\_DELAY\_IBUFDIS\_O</sub>. T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>INBUF\_DELAY\_IBUFDIS\_O</sub> is the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> when the DCITERMDISABLE pin is used. In HD I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> when the INTERMDISABLE pin is used.

Table 77: IOB 3-state Output Switching Characteristics

| Symbol                             | Description   | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |       |       |       | Units |
|------------------------------------|---|---|-------|-------|-------|-------|-------|
|                                    |   | 0.90V   |       | 0.85V |       | 0.72V |       |
|                                    |   | -3  | -2    | -1    | -2    | -1    |       |
| T <sub>OUTBUF_DELAY_TE_PAD</sub>   | T input to pad high-impedance for HD I/O banks                  | 6.318   | 6.318 | 6.369 | 6.318 | 6.369 | ns    |
|                                    | T input to pad high-impedance for HP I/O banks                  | 5.330   | 5.330 | 5.341 | 5.330 | 5.341 | ns    |
| T <sub>INBUF_DELAY_IBUFDIS_O</sub> | IBUF turn-on time from IBUFDISABLE to O output for HD I/O banks | 2.266   | 2.266 | 2.430 | 2.266 | 2.430 | ns    |
|                                    | IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks | 0.936   | 0.936 | 1.037 | 0.936 | 1.037 | ns    |

Table 78: Input Delay Measurement Methodology (Cont'd)

| Description                  | I/O Standard Attribute | $V_L^{(1)(2)}$ | $V_H^{(1)(2)}$ | $V_{MEAS}^{(1)(4)(6)}$ | $V_{REF}^{(1)(3)(5)}$ |
|------------------------------|------------------------|----------------|----------------|------------------------|-----------------------|
| SUB_LVDS, 1.8V               | SUB_LVDS               | 0.9 – 0.125    | 0.9 + 0.125    | 0 <sup>(6)</sup>       | –                     |
| SLVS, 1.8V                   | SLVS_400_18            | 0.9 – 0.125    | 0.9 + 0.125    | 0 <sup>(6)</sup>       | –                     |
| SLVS, 2.5V                   | SLVS_400_25            | 1.25 – 0.125   | 1.25 + 0.125   | 0 <sup>(6)</sup>       | –                     |
| LVPECL, 2.5V                 | LVPECL                 | 1.25 – 0.125   | 1.25 + 0.125   | 0 <sup>(6)</sup>       | –                     |
| MIPI D-PHY (high speed) 1.2V | MIPI_DPHY_DCI_HS       | 0.2 – 0.125    | 0.2 + 0.125    | 0 <sup>(6)</sup>       | –                     |
| MIPI D-PHY (low power) 1.2V  | MIPI_DPHY_DCI_LP       | 0.715 – 0.2    | 0.715 + 0.2    | 0 <sup>(6)</sup>       | –                     |

**Notes:**

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMOS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models and/or noted in [Figure 1](#).
6. The value given is the differential input voltage.

## Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in [Table 87](#) through [Table 89](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

*Table 87: Global Clock Input to Output Delay Without MMCM (Near Clock Region)*

| Symbol  | Description  | Device | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|---|--|--------|---|-------|------|-------|------|-------|
|   |  |        | 0.90V   | 0.85V |      | 0.72V |      |       |
|   |  |        | -3  | -2    | -1   | -2    | -1   |       |
| <b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM.</b> |  |        |   |       |      |       |      |       |
| T <sub>ICKOF</sub>  | Global clock input and output flip-flop <i>without</i> MMCM (near clock region). | XCZU2  | N/A   | 4.90  | 5.28 | 5.35  | 5.61 | ns    |
|   |  | XCZU3  | N/A   | 4.90  | 5.28 | 5.35  | 5.61 | ns    |
|   |  | XCZU4  | 4.89  | 5.83  | 6.36 | 6.00  | 6.79 | ns    |
|   |  | XCZU5  | 4.89  | 5.83  | 6.36 | 6.00  | 6.79 | ns    |
|   |  | XCZU6  | 5.00  | 5.91  | 6.35 | 6.66  | 7.09 | ns    |
|   |  | XCZU7  | 5.39  | 6.54  | 7.01 | 7.16  | 7.62 | ns    |
|   |  | XCZU9  | 5.00  | 5.91  | 6.35 | 6.66  | 7.09 | ns    |
|   |  | XCZU11 | 5.82  | 6.96  | 7.61 | 7.19  | 8.36 | ns    |
|   |  | XCZU15 | 5.15  | 6.09  | 6.55 | 6.90  | 7.38 | ns    |
|   |  | XCZU17 | 5.72  | 6.90  | 7.40 | 7.62  | 8.07 | ns    |
|   |  | XCZU19 | 5.72  | 6.90  | 7.40 | 7.62  | 8.07 | ns    |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 88: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

| Symbol   | Description  | Device | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|--|--|--------|---|-------|------|-------|------|-------|
|  |  |        | 0.90V   | 0.85V |      | 0.72V |      |       |
|  |  |        | -3  | -2    | -1   | -2    | -1   |       |
| <b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.</b> |  |        |   |       |      |       |      |       |
| T <sub>ICKOF_FAR</sub>   | Global clock input and output flip-flop without MMCM (far clock region). | XCZU2  | N/A   | 5.27  | 5.68 | 5.80  | 6.13 | ns    |
|  |  | XCZU3  | N/A   | 5.27  | 5.68 | 5.80  | 6.13 | ns    |
|  |  | XCZU4  | 5.07  | 6.06  | 6.61 | 6.23  | 7.10 | ns    |
|  |  | XCZU5  | 5.07  | 6.06  | 6.61 | 6.23  | 7.10 | ns    |
|  |  | XCZU6  | 5.38  | 6.49  | 6.97 | 7.14  | 7.59 | ns    |
|  |  | XCZU7  | 5.39  | 6.54  | 7.01 | 7.16  | 7.62 | ns    |
|  |  | XCZU9  | 5.38  | 6.49  | 6.97 | 7.14  | 7.59 | ns    |
|  |  | XCZU11 | 6.18  | 7.41  | 8.11 | 7.66  | 8.99 | ns    |
|  |  | XCZU15 | 5.38  | 6.49  | 6.96 | 7.19  | 7.71 | ns    |
|  |  | XCZU17 | 6.21  | 7.53  | 8.07 | 8.36  | 8.90 | ns    |
| XCZU19   | 6.21   | 7.53   | 8.07  | 8.36  | 8.90 | ns    |      |       |

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 89: Global Clock Input to Output Delay With MMCM

| Symbol  | Description  | Device | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |      |       |      | Units |
|---|--|--------|---|-------|------|-------|------|-------|
|   |  |        | 0.90V   | 0.85V |      | 0.72V |      |       |
|   |  |        | -3  | -2    | -1   | -2    | -1   |       |
| <b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM.</b> |  |        |   |       |      |       |      |       |
| T <sub>ICKOFMMCMCC</sub>  | Global clock input and output flip-flop with MMCM. | XCZU2  | N/A   | 2.22  | 2.43 | 2.96  | 2.94 | ns    |
|   |  | XCZU3  | N/A   | 2.22  | 2.43 | 2.96  | 2.94 | ns    |
|   |  | XCZU4  | 2.47  | 2.47  | 2.78 | 3.04  | 3.35 | ns    |
|   |  | XCZU5  | 2.47  | 2.47  | 2.78 | 3.04  | 3.35 | ns    |
|   |  | XCZU6  | 2.15  | 2.15  | 2.36 | 2.86  | 2.86 | ns    |
|   |  | XCZU7  | 2.32  | 2.32  | 2.57 | 3.06  | 3.13 | ns    |
|   |  | XCZU9  | 2.15  | 2.15  | 2.36 | 2.86  | 2.86 | ns    |
|   |  | XCZU11 | 2.64  | 2.64  | 2.96 | 3.25  | 3.55 | ns    |
|   |  | XCZU15 | 2.18  | 2.18  | 2.38 | 2.88  | 2.90 | ns    |
|   |  | XCZU17 | 2.44  | 2.44  | 2.66 | 3.19  | 3.17 | ns    |
| XCZU19  | 2.44   | 2.44   | 2.66  | 3.19  | 3.17 | ns    |      |       |

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

# GTH Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoCs that include the GTH transceivers.

## GTH Transceiver DC Input and Output Levels

[Table 94](#) summarizes the DC specifications of the GTH transceivers in Zynq UltraScale+ MPSoC. Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further details.

Table 94: GTH Transceiver DC Specifications

| Symbol               | DC Parameter   | Conditions  | Min  | Typ                      | Max                  | Units |
|----------------------|--|---|--|--------------------------|----------------------|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage (external AC coupled).             | > 10.3125 Gb/s  | 150  | –                        | 1250                 | mV    |
|                      |  | 6.6 Gb/s to 10.3125 Gb/s  | 150  | –                        | 1250                 | mV    |
|                      |  | ≤ 6.6 Gb/s  | 150  | –                        | 2000                 | mV    |
| V <sub>IN</sub>      | Single-ended input voltage. Voltage measured at the pin referenced to GND. | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V                           | –400   | –                        | V <sub>MGTAVTT</sub> | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage.   | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V                           | –  | 2/3 V <sub>MGTAVTT</sub> | –                    | mV    |
| D <sub>VPPOUT</sub>  | Differential peak-to-peak output voltage. <sup>(1)</sup>                   | Transmitter output swing is set to 11111                            | 800  | –                        | –                    | mV    |
| V <sub>CMOUTDC</sub> | Common mode output voltage: DC coupled (equation based).                   | When remote RX is terminated to GND                                 | $V_{MGTAVTT}/2 - D_{VPPOUT}/4$   |                          |                      | mV    |
|                      |  | When remote RX termination is floating                              | $V_{MGTAVTT} - D_{VPPOUT}/2$   |                          |                      | mV    |
|                      |  | When remote RX is terminated to V <sub>RX_TERM</sub> <sup>(2)</sup> | $V_{MGTAVTT} - \frac{D_{VPPOUT}}{4} - \left(\frac{V_{MGTAVTT} - V_{RX\_TERM}}{2}\right)$ |                          |                      | mV    |
| V <sub>CMOUTAC</sub> | Common mode output voltage: AC coupled (equation based).                   |   | $V_{MGTAVTT} - D_{VPPOUT}/2$   |                          |                      | mV    |
| R <sub>IN</sub>      | Differential input resistance.   |   | –  | 100                      | –                    | Ω     |
| R <sub>OUT</sub>     | Differential output resistance.  |   | –  | 100                      | –                    | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew (all packages).      |   | –  | –                        | 10                   | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor. <sup>(3)</sup>                 |   | –  | 100                      | –                    | nF    |

**Notes:**

- The output swing and pre-emphasis levels are programmable using the attributes discussed in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)), and can result in values lower than reported in this table.
- V<sub>RX\_TERM</sub> is the remote RX termination voltage.
- Other values can be used as appropriate to conform to specific protocols and standards.

Table 99: GTH Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                      | Conditions           | All Speed Grades |     |     | Units |
|--------------------|----------------------------------|----------------------|------------------|-----|-----|-------|
|                    |                                  |                      | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range. |                      | 60               | –   | 820 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time.       | 20% – 80%            | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time.       | 80% – 20%            | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle.      | Transceiver PLL only | 40               | 50  | 60  | %     |

Table 100: GTH Transceiver Reference Clock Oscillator Selection Phase Noise Mask

| Symbol                                       | Description  | Offset Frequency | Min | Typ | Max  | Units  |
|--|--|------------------|-----|-----|------|--------|
| QPLL <sub>REFCLKMASK</sub> <sup>(1)(2)</sup> | QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz. | 10 kHz           | –   | –   | –105 | dBc/Hz |
|  |  | 100 kHz          | –   | –   | –124 |        |
|  |  | 1 MHz            | –   | –   | –130 |        |
| CPLL <sub>REFCLKMASK</sub> <sup>(1)(2)</sup> | CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.        | 10 kHz           | –   | –   | –105 | dBc/Hz |
|  |  | 100 kHz          | –   | –   | –124 |        |
|  |  | 1 MHz            | –   | –   | –130 |        |
|  |  | 50 MHz           | –   | –   | –140 |        |

**Notes:**

- For reference clock frequencies other than 312.5 MHz, adjust the phase-noise mask values by  $20 \times \log(N/312.5)$  where N is the new reference clock frequency in MHz.
- This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 101: GTH Transceiver PLL/Lock Time Adaptation

| Symbol             | Description   | Conditions  | All Speed Grades |        |                   | Units |
|--------------------|---|---|------------------|--------|-------------------|-------|
|                    |   |   | Min              | Typ    | Max               |       |
| T <sub>LOCK</sub>  | Initial PLL lock.   |   | –                | –      | 1                 | ms    |
| T <sub>DLOCK</sub> | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | $37 \times 10^6$  | UI    |
|                    | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. |   | –                | 50,000 | $2.3 \times 10^6$ | UI    |

 Table 102: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol                | Description                                       | Data Width Conditions (Bit) |                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                      |                      |                   |                   | Units |
|-----------------------|---|-----------------------------|--------------------|---|----------------------|----------------------|-------------------|-------------------|-------|
|                       |   |                             |                    | 0.90V   |                      | 0.85V                |                   | 0.72V             |       |
|                       |   | Internal Logic              | Interconnect Logic | -3 <sup>(2)</sup>                                     | -2 <sup>(2)(3)</sup> | -1 <sup>(4)(5)</sup> | -2 <sup>(3)</sup> | -1 <sup>(5)</sup> |       |
| F <sub>TXOUTPMA</sub> | TXOUTCLK maximum frequency sourced from OUTCLKPMA |                             |                    | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
| F <sub>RXOUTPMA</sub> | RXOUTCLK maximum frequency sourced from OUTCLKPMA |                             |                    | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |

Table 102: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

| Symbol                    | Description  | Data Width Conditions (Bit) |                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                      |                      |                   |                   | Units |
|---------------------------|--|-----------------------------|--------------------|---|----------------------|----------------------|-------------------|-------------------|-------|
|                           |  |                             |                    | 0.90V   | 0.85V                |                      | 0.72V             |                   |       |
|                           |  | Internal Logic              | Interconnect Logic | -3 <sup>(2)</sup>                                     | -2 <sup>(2)(3)</sup> | -1 <sup>(4)(5)</sup> | -2 <sup>(3)</sup> | -1 <sup>(5)</sup> |       |
| F <sub>TXOUTPROGDIV</sub> | TXOUTCLK maximum frequency sourced from TXPROGDIVCLK |                             |                    | 511.719   | 511.719              | 511.719              | 511.719           | 511.719           | MHz   |
| F <sub>RXOUTPROGDIV</sub> | RXOUTCLK maximum frequency sourced from RXPROGDIVCLK |                             |                    | 511.719   | 511.719              | 511.719              | 511.719           | 511.719           | MHz   |
| F <sub>TXIN</sub>         | TXUSRCLK <sup>(6)</sup> maximum frequency            | 16                          | 16, 32             | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 32                          | 32, 64             | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 20                          | 20, 40             | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                           |  | 40                          | 40, 80             | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
| F <sub>RXIN</sub>         | RXUSRCLK <sup>(6)</sup> maximum frequency            | 16                          | 16, 32             | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 32                          | 32, 64             | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 20                          | 20, 40             | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                           |  | 40                          | 40, 80             | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
| F <sub>TXIN2</sub>        | TXUSRCLK2 <sup>(6)</sup> maximum frequency           | 16                          | 16                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 16                          | 32                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                           |  | 32                          | 32                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 32                          | 64                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                           |  | 20                          | 20                 | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                           |  | 20                          | 40                 | 204.688   | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                           |  | 40                          | 40                 | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
| F <sub>RXIN2</sub>        | RXUSRCLK2 <sup>(6)</sup> maximum frequency           | 16                          | 16                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 16                          | 32                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                           |  | 32                          | 32                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                           |  | 32                          | 64                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                           |  | 20                          | 20                 | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                           |  | 20                          | 40                 | 204.688   | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                           |  | 40                          | 40                 | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                           |  | 40                          | 80                 | 204.688   | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |

Notes:

1. Clocking must be implemented as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).
2. For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
3. For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when V<sub>CCINT</sub> = 0.85V or 6.25 Gb/s when V<sub>CCINT</sub> = 0.72V.
4. For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
5. For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when V<sub>CCINT</sub> = 0.85V or 5.15625 Gb/s when V<sub>CCINT</sub> = 0.72V.
6. When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).

Table 104: GTH Transceiver Receiver Switching Characteristics (Cont'd)

| Symbol   | Description  | Condition                | Min  | Typ | Max | Units |
|--|--|--------------------------|------|-----|-----|-------|
| J <sub>T_SJ2.5</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>            | 2.5 Gb/s <sup>(5)</sup>  | 0.30 | –   | –   | UI    |
| J <sub>T_SJ1.25</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>            | 1.25 Gb/s <sup>(6)</sup> | 0.30 | –   | –   | UI    |
| J <sub>T_SJ500</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>            | 500 Mb/s <sup>(7)</sup>  | 0.30 | –   | –   | UI    |
| <b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b> |  |                          |      |     |     |       |
| J <sub>T_TJSE3.2</sub>                                     | Total jitter with stressed eye <sup>(8)</sup>      | 3.2 Gb/s                 | 0.70 | –   | –   | UI    |
| J <sub>T_TJSE6.6</sub>                                     |  | 6.6 Gb/s                 | 0.70 | –   | –   | UI    |
| J <sub>T_SJSE3.2</sub>                                     | Sinusoidal jitter with stressed eye <sup>(8)</sup> | 3.2 Gb/s                 | 0.10 | –   | –   | UI    |
| J <sub>T_SJSE6.6</sub>                                     |  | 6.6 Gb/s                 | 0.10 | –   | –   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 10<sup>-12</sup>.
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- CPLL frequency at 2.0 GHz and RXOUT\_DIV = 8.
- Composite jitter with RX equalizer enabled. DFE disabled.

## GTH Transceiver Electrical Compliance

The *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 105](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.



**Table 105: GTH Transceiver Protocol List**

| Protocol                      | Specification                                    | Serial Rate (Gb/s) | Electrical Compliance |
|-------------------------------|--|--------------------|-----------------------|
| CAUI-10                       | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| nPPI                          | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| 10GBASE-KR <sup>(1)</sup>     | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| 40GBASE-KR                    | IEEE 802.3-2012                                  | 10.3125            | Compliant             |
| SFP+                          | SFF-8431 (SR and LR)                             | 9.95328–11.10      | Compliant             |
| XFP                           | INF-8077i, revision 4.5                          | 10.3125            | Compliant             |
| RXAUI                         | CEI-6G-SR  | 6.25               | Compliant             |
| XAUI                          | IEEE 802.3-2012                                  | 3.125              | Compliant             |
| 1000BASE-X                    | IEEE 802.3-2012                                  | 1.25               | Compliant             |
| 5.0G Ethernet                 | IEEE 802.3bx (PAR)                               | 5                  | Compliant             |
| 2.5G Ethernet                 | IEEE 802.3bx (PAR)                               | 2.5                | Compliant             |
| HiGig, HiGig+, HiGig2         | IEEE 802.3-2012                                  | 3.74, 6.6          | Compliant             |
| OTU2                          | ITU G.8251                                       | 10.709225          | Compliant             |
| OTU4 (OTL4.10)                | OIF-CEI-11G-SR                                   | 11.180997          | Compliant             |
| OC-3/12/48/192                | GR-253-CORE                                      | 0.1555–9.956       | Compliant             |
| TFI-5                         | OIF-TFI5-0.1.0                                   | 2.488              | Compliant             |
| Interlaken                    | OIF-CEI-6G, OIF-CEI-11G-SR                       | 4.25–12.5          | Compliant             |
| PCIe Gen1, 2, 3               | PCI Express base 3.0                             | 2.5, 5.0, and 8.0  | Compliant             |
| SDI <sup>(2)</sup>            | SMPTE 424M-2006                                  | 0.27–2.97          | Compliant             |
| UHD-SDI <sup>(2)</sup>        | SMPTE ST-2081 6G, SMPTE ST-2082 12G              | 6 and 12           | Compliant             |
| Hybrid memory cube (HMC)      | HMC-15G-SR                                       | 10, 12.5, and 15.0 | Compliant             |
| MoSys Bandwidth Engine        | CEI-11-SR and CEI-11-SR (overclocked)            | 10.3125, 15.5      | Compliant             |
| CPRI                          | CPRI_v_6_1_2014-07-01                            | 0.6144–12.165      | Compliant             |
| HDMI <sup>(2)</sup>           | HDMI 2.0   | All                | Compliant             |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125      | Compliant             |
| JESD204a/b                    | OIF-CEI-6G, OIF-CEI-11G                          | 3.125–12.5         | Compliant             |
| Serial RapidIO                | RapidIO specification 3.1                        | 1.25–10.3125       | Compliant             |
| DisplayPort <sup>(2)</sup>    | DP 1.2B CTS                                      | 1.62–5.4           | Compliant             |
| Fibre channel                 | FC-PI-4  | 1.0625–14.025      | Compliant             |
| SATA Gen1, 2, 3               | Serial ATA revision 3.0 specification            | 1.5, 3.0, and 6.0  | Compliant             |
| SAS Gen1, 2, 3                | T10/BSR INCITS 519                               | 3.0, 6.0, and 12.0 | Compliant             |
| SFI-5                         | OIF-SFI5-01.0                                    | 0.625–12.5         | Compliant             |
| Aurora                        | CEI-6G, CEI-11G-LR                               | up to 11.180997    | Compliant             |

**Notes:**

1. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
2. This protocol requires external circuitry to achieve compliance.

Table 114: GTY Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

| Symbol             | Description                                | Data Width Conditions (Bit) |                    | Speed Grade and V <sub>CCINT</sub> Operating Voltages |                      |                      |                   |                   | Units |
|--------------------|--|-----------------------------|--------------------|---|----------------------|----------------------|-------------------|-------------------|-------|
|                    |  |                             |                    | 0.90V   | 0.85V                |                      | 0.72V             |                   |       |
|                    |  | Internal Logic              | Interconnect Logic | -3 <sup>(2)</sup>                                     | -2 <sup>(2)(3)</sup> | -1 <sup>(4)(5)</sup> | -2 <sup>(3)</sup> | -1 <sup>(5)</sup> |       |
| F <sub>TXIN2</sub> | TXUSRCLK2 <sup>(6)</sup> maximum frequency | 16                          | 16                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |  | 16                          | 32                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |  | 32                          | 32                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |  | 32                          | 64                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |  | 64                          | 64                 | 511.719   | 440.781              | 402.832              | 402.832           | 195.313           | MHz   |
|                    |  | 64                          | 128                | 255.859   | 220.391              | 201.416              | 201.416           | 97.656            | MHz   |
|                    |  | 20                          | 20                 | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                    |  | 20                          | 40                 | 204.688   | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                    |  | 40                          | 40                 | 409.375   | 409.375              | 312.500              | 350.000           | 257.813           | MHz   |
|                    |  | 40                          | 80                 | 204.688   | 204.688              | 156.250              | 175.000           | 128.906           | MHz   |
|                    |  | 80                          | 80                 | 409.375   | 352.625              | 322.266              | 352.625           | 156.250           | MHz   |
| 80                 | 160  | 204.688                     | 176.313            | 161.133   | 176.313              | 78.125               | MHz               |                   |       |
| F <sub>RXIN2</sub> | RXUSRCLK2 <sup>(6)</sup> maximum frequency | 16                          | 16                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |  | 16                          | 32                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |  | 32                          | 32                 | 511.719   | 511.719              | 390.625              | 390.625           | 322.266           | MHz   |
|                    |  | 32                          | 64                 | 255.859   | 255.859              | 195.313              | 195.313           | 161.133           | MHz   |
|                    |  | 64                          | 64                 | 511.719   | 440.781              | 402.832              | 402.832           | 195.313           | MHz   |
|                    |  | 64                          | 128                | 255.859   | 220.391              | 201.416              | 201.416           | 97.656            | MHz   |
|                    |  | 20                          | 20                 | 409.375   | 409.375              | 312.500              | 312.500           | 257.813           | MHz   |
|                    |  | 20                          | 40                 | 204.688   | 204.688              | 156.250              | 156.250           | 128.906           | MHz   |
|                    |  | 40                          | 40                 | 409.375   | 409.375              | 312.500              | 350.000           | 257.813           | MHz   |
|                    |  | 40                          | 80                 | 204.688   | 204.688              | 156.250              | 175.000           | 128.906           | MHz   |
|                    |  | 80                          | 80                 | 409.375   | 352.625              | 322.266              | 352.625           | 156.250           | MHz   |
| 80                 | 160  | 204.688                     | 176.313            | 161.133   | 176.313              | 78.125               | MHz               |                   |       |

**Notes:**

1. Clocking must be implemented as described in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
2. For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
3. For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when V<sub>CCINT</sub> = 0.85V or 6.25 Gb/s when V<sub>CCINT</sub> = 0.72V.
4. For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
5. For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when V<sub>CCINT</sub> = 0.85V or 5.15625 Gb/s when V<sub>CCINT</sub> = 0.72V.
6. When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).

## GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 117](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 117: GTY Transceiver Protocol List

| Protocol                      | Specification                                    | Serial Rate (Gb/s) | Electrical Compliance    |
|-------------------------------|--|--------------------|--------------------------|
| CAUI-4                        | IEEE 802.3-2012                                  | 25.78125           | Compliant                |
| 28 Gb/s backplane             | CEI-25G-LR                                       | 25–28.05           | Compliant                |
| Interlaken                    | OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR        | 4.25–25.78125      | Compliant                |
| 100GBASE-KR4                  | IEEE 802.3bj-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>(1)</sup> |
| 100GBASE-CR4                  | IEEE 802.3bj-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>(1)</sup> |
| 50GBASE-KR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>(1)</sup> |
| 50GBASE-CR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>(1)</sup> |
| 25GBASE-KR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>(1)</sup> |
| 25GBASE-CR4                   | IEEE 802.3by-2014, CEI-25G-LR                    | 25.78125           | Compliant <sup>(1)</sup> |
| OTU4 (OTL4.4) CFP2            | OIF-CEI-28G-VSR                                  | 27.952493–32.75    | Compliant                |
| OTU4 (OTL4.4) CFP             | OIF-CEI-11G-MR                                   | 11.18–13.1         | Compliant                |
| CAUI-10                       | IEEE 802.3-2012                                  | 10.3125            | Compliant                |
| nPPI                          | IEEE 802.3-2012                                  | 10.3125            | Compliant                |
| 10GBASE-KR <sup>(2)</sup>     | IEEE 802.3-2012                                  | 10.3125            | Compliant                |
| SFP+                          | SFF-8431 (SR and LR)                             | 9.95328–11.10      | Compliant                |
| XFP                           | INF-8077i, revision 4.5                          | 10.3125            | Compliant                |
| RXAUI                         | CEI-6G-SR  | 6.25               | Compliant                |
| XAUI                          | IEEE 802.3-2012                                  | 3.125              | Compliant                |
| 1000BASE-X                    | IEEE 802.3-2012                                  | 1.25               | Compliant                |
| 5.0G Ethernet                 | IEEE 802.3bx (PAR)                               | 5                  | Compliant                |
| 2.5G Ethernet                 | IEEE 802.3bx (PAR)                               | 2.5                | Compliant                |
| HiGig, HiGig+, HiGig2         | IEEE 802.3-2012                                  | 3.74, 6.6          | Compliant                |
| QSGMII                        | QSGMII v1.2 (Cisco System, ENG-46158)            | 5                  | Compliant                |
| OTU2                          | ITU G.8251                                       | 10.709225          | Compliant                |
| OTU4 (OTL4.10)                | OIF-CEI-11G-SR                                   | 11.180997          | Compliant                |
| OC-3/12/48/192                | GR-253-CORE                                      | 0.1555–9.956       | Compliant                |
| PCIe Gen1, 2, 3               | PCI Express base 3.0                             | 2.5, 5.0, and 8.0  | Compliant                |
| SDI <sup>(3)</sup>            | SMPTE 424M-2006                                  | 0.27–2.97          | Compliant                |
| UHD-SDI <sup>(3)</sup>        | SMPTE ST-2081 6G, SMPTE ST-2082 12G              | 6 and 12           | Compliant                |
| Hybrid memory cube (HMC)      | HMC-15G-SR                                       | 10, 12.5, and 15.0 | Compliant                |
| MoSys bandwidth engine        | CEI-11-SR and CEI-11-SR (overclocked)            | 10.3125, 15.5      | Compliant                |
| CPRI                          | CPRI_v_6_1_2014-07-01                            | 0.6144–12.165      | Compliant                |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125      | Compliant                |
| JESD204a/b                    | OIF-CEI-6G, OIF-CEI-11G                          | 3.125–12.5         | Compliant                |

## Video Codec Performance

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoC EV devices that include the Video Codec unit (VCU).

Table 123: VCU Performance

| Description  | Speed Grade and V <sub>CCINT</sub> Operating Voltages |       |     |       |     | Units |
|--|---|-------|-----|-------|-----|-------|
|  | 0.90V   | 0.85V |     | 0.72V |     |       |
|  | -3  | -2    | -1  | -2    | -1  |       |
| Video Codec decoder block maximum frequency (H.264/5 10-bit 4:2:2) | 667   | 667   | 667 | 667   | 667 | MHz   |

## PL System Monitor Specifications

Table 124: PL SYSMON Specifications

| Parameter  | Symbol | Comments/Conditions  | Min  | Typ | Max                | Units |
|--|--------|--|------|-----|--------------------|-------|
| V <sub>CCADC</sub> = 1.8V ±3%, V <sub>REFP</sub> = 1.25V, V <sub>REFN</sub> = 0V, ADCCLK = 5.2 MHz, T <sub>j</sub> = -40°C to 100°C, typical values at T <sub>j</sub> = 40°C |        |  |      |     |                    |       |
| <b>ADC Accuracy<sup>(1)</sup></b>  |        |  |      |     |                    |       |
| Resolution   |        |  | 10   | –   | –                  | Bits  |
| Integral nonlinearity <sup>(2)</sup>   | INL    |  | –    | –   | ±1.5               | LSBs  |
| Differential nonlinearity  | DNL    | No missing codes, guaranteed monotonic   | –    | –   | ±1                 | LSBs  |
| Offset error   |        | Offset calibration enabled   | –    | –   | ±2                 | LSBs  |
| Gain error   |        |  | –    | –   | ±0.4               | %     |
| Sample rate  |        |  | –    | –   | 0.2                | MS/s  |
| RMS code noise   |        | External 1.25V reference   | –    | –   | 1                  | LSBs  |
|  |        | On-chip reference  | –    | 1   | –                  | LSBs  |
| <b>ADC Accuracy at Extended Temperatures</b>   |        |  |      |     |                    |       |
| Resolution   |        | T <sub>j</sub> = -55°C to 125°C  | 10   | –   | –                  | Bits  |
| Integral nonlinearity <sup>(2)</sup>   | INL    | T <sub>j</sub> = -55°C to 125°C  | –    | –   | ±1.5               | LSBs  |
| Differential nonlinearity  | DNL    | No missing codes, guaranteed monotonic (T <sub>j</sub> = -55°C to 125°C)                       | –    | –   | ±1                 |       |
| <b>Analog Inputs<sup>(2)</sup></b>   |        |  |      |     |                    |       |
| ADC input ranges   |        | Unipolar operation   | 0    | –   | 1                  | V     |
|  |        | Bipolar operation  | -0.5 | –   | +0.5               | V     |
|  |        | Unipolar common mode range (FS input)  | 0    | –   | +0.5               | V     |
|  |        | Bipolar common mode range (FS input)   | +0.5 | –   | +0.6               | V     |
| Maximum external channel input ranges  |        | Adjacent channels set within these ranges should not corrupt measurements on adjacent channels | -0.1 | –   | V <sub>CCADC</sub> | V     |

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos); IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos).

## Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.