

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™ |
| Flash Size | - |
| RAM Size | 256KB |
| Peripherals | DMA, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed | 500MHz, 1.2GHz |
| Primary Attributes | Zynq®UltraScale+™ FPGA, 154K+ Logic Cells |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BFBGA, FCBGA |
| Supplier Device Package | 484-FCBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xczu3cg-1sbva484i |

Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

| Symbol | Description | Min | Max | Units |
|--------------------------------------|--|--------|--------------------------------|-------|
| V _{CCO_PSDDR} | PS DDR I/O supply voltage. | -0.500 | 1.650 | V |
| V _{CC_PSDDR_PLL} | PS DDR PLL supply voltage. | -0.500 | 2.000 | V |
| V _{CCO_PSIO} | PS I/O supply. | -0.500 | 3.630 | V |
| V _{PSIN} ⁽²⁾ | PS I/O input voltage. | -0.500 | V _{CCO_PSIO} + 0.550 | V |
| | PS DDR I/O input voltage. | -0.500 | V _{CCO_PSDDR} + 0.550 | V |
| V _{CC_PSBATT} | PS battery-backed RAM and battery-backed real-time clock (RTC) supply voltage. | -0.500 | 2.000 | V |
| Programmable Logic (PL) | | | | |
| V _{CCINT} | Internal supply voltage. | -0.500 | 1.000 | V |
| V _{CCINT_IO} ⁽³⁾ | Internal supply voltage for the I/O banks. | -0.500 | 1.000 | V |
| V _{CCAUX} | Auxiliary supply voltage. | -0.500 | 2.000 | V |
| V _{CCBRAM} | Supply voltage for the block RAM memories. | -0.500 | 1.000 | V |
| V _{CCO} | Output drivers supply voltage for HD I/O banks. | -0.500 | 3.400 | V |
| | Output drivers supply voltage for HP I/O banks. | -0.500 | 2.000 | V |
| V _{CCAUX_IO} ⁽⁴⁾ | Auxiliary supply voltage for the I/O banks. | -0.500 | 2.000 | V |
| V _{REF} | Input reference voltage. | -0.500 | 2.000 | V |
| V _{IN} ⁽²⁾⁽⁵⁾⁽⁷⁾ | I/O input voltage for HD I/O banks. ⁽⁶⁾ | -0.550 | V _{CCO} + 0.550 | V |
| | I/O input voltage for HP I/O banks. | -0.550 | V _{CCO} + 0.550 | V |
| I _{DC} | Available output current at the pad. | -20 | 20 | mA |
| I _{RMS} | Available RMS output current at the pad. | -20 | 20 | mA |
| GTH or GTY Transceiver | | | | |
| V _{MGTAVCC} | Analog supply voltage for transceiver circuits. | -0.500 | 1.000 | V |
| V _{MGTAVTT} | Analog supply voltage for transceiver termination circuits. | -0.500 | 1.300 | V |
| V _{MGTVCCAUX} | Auxiliary analog Quad PLL (QPLL) voltage supply for transceivers. | -0.500 | 1.900 | V |
| V _{MGTREFCLK} | Transceiver reference clock absolute input voltage. | -0.500 | 1.300 | V |
| V _{MGTAVTTRCAL} | Analog supply voltage for the resistor calibration circuit of the transceiver column. | -0.500 | 1.300 | V |
| V _{IN} | Receiver (RXP/RXN) and transmitter (TXP/TXN) absolute input voltage. | -0.500 | 1.200 | V |
| I _{DCIN-FLOAT} | DC input current for receiver input pins DC coupled RX termination = floating. ⁽⁸⁾ | - | 10 | mA |
| I _{DCIN-MGTAVTT} | DC input current for receiver input pins DC coupled RX termination = V _{MGTAVTT} . | - | 10 | mA |
| I _{DCIN-GND} | DC input current for receiver input pins DC coupled RX termination = GND. ⁽⁹⁾ | - | 0 | mA |
| I _{DCIN-PROG} | DC input current for receiver input pins DC coupled RX termination = programmable. ⁽¹⁰⁾ | - | 0 | mA |
| I _{DCOUT-FLOAT} | DC output current for transmitter pins DC coupled RX termination = floating. | - | 6 | mA |
| I _{DCOUT-MGTAVTT} | DC output current for transmitter pins DC coupled RX termination = V _{MGTAVTT} . | - | 6 | mA |

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

| Symbol | Description | Min | Typ | Max | Units |
|--------------------------------|--|-------|-------|-------|-------|
| PL System Monitor | | | | | |
| V _{CCADC} | PL System Monitor supply relative to GNDADC. | 1.746 | 1.800 | 1.854 | V |
| V _{REFP} | PL System Monitor externally supplied reference voltage relative to GNDADC. | 1.200 | 1.250 | 1.300 | V |
| Temperature | | | | | |
| T _j ⁽¹³⁾ | Junction temperature operating range for extended (E) temperature devices. ⁽¹⁴⁾ | 0 | – | 100 | °C |
| | Junction temperature operating range for industrial (I) temperature devices. | –40 | – | 100 | °C |
| | Junction temperature operating range for eFUSE programming. | –40 | – | 125 | °C |

Notes:

- All voltages are relative to GND.
- For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
- V_{CC_PSINTFP_DDR} must be tied to V_{CC_PSINTFP}.
- Includes V_{CCO_PSDDR} of 1.2V, 1.35V, 1.5V at ±5% and 1.1V +0.07V/–0.04V depending upon the tolerances required by specific memory standards.
- Applies to all PS I/O supply banks. Includes V_{CCO_PSIO} of 1.8V, 2.5V, and 3.3V at ±5%.
- If the battery-backed RAM or RTC is not used, connect V_{CC_PSBATT} to GND or V_{CC_PSAUX}. The V_{CC_PSAUX} maximum of 1.89V is acceptable on an unused V_{CC_PSBATT}.
- V_{CCINT_IO} must be connected to V_{CCBRAM}.
- Includes V_{CCO} of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/–5%.
- V_{CCAUX_IO} must be connected to V_{CCAUX}.
- The lower absolute voltage specification always applies.
- A total of 200 mA per bank should not be exceeded.
- Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
- Xilinx recommends measuring the T_j of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 69](#) and [Table 124](#)) must be accounted for in your design. For example, when using the PL system monitor with an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T_j (100°C – 3°C = 97°C).
- Devices labeled with the speed/temperature grade of -2LE normally operate under Extended (E) temperature grade specifications with a maximum junction temperature of 100°C. However, E temperature grade devices can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do at 100°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T_j = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.

Table 15: SelectIO DC Input and Output Levels for HP I/O Banks⁽¹⁾⁽²⁾⁽³⁾

| I/O Standard | V _{IL} | | V _{IH} | | V _{OL} | V _{OH} | I _{OL} | I _{OH} |
|---------------------------------|-----------------|--------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA | mA |
| HSTL_I | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 5.8 | -5.8 |
| HSTL_I_12 | -0.300 | V _{REF} - 0.080 | V _{REF} + 0.080 | V _{CCO} + 0.300 | 25% V _{CCO} | 75% V _{CCO} | 4.1 | -4.1 |
| HSTL_I_18 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 6.2 | -6.2 |
| HSUL_12 | -0.300 | V _{REF} - 0.130 | V _{REF} + 0.130 | V _{CCO} + 0.300 | 20% V _{CCO} | 80% V _{CCO} | 0.1 | -0.1 |
| LVC MOS12 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | Note 4 | Note 4 |
| LVC MOS15 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVC MOS18 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVDCI_15 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | 7.0 | -7.0 |
| LVDCI_18 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | 7.0 | -7.0 |
| SSTL12 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 8.0 | -8.0 |
| SSTL135 | -0.300 | V _{REF} - 0.090 | V _{REF} + 0.090 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 9.0 | -9.0 |
| SSTL15 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.175 | V _{CCO} /2 + 0.175 | 10.0 | -10.0 |
| SSTL18_I | -0.300 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.470 | V _{CCO} /2 + 0.470 | 7.0 | -7.0 |
| MIPI_DPHY_DCI_LP ⁽⁶⁾ | -0.300 | 0.550 | 0.880 | V _{CCO} + 0.300 | 0.050 | 1.100 | 0.01 | -0.01 |

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
3. POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
4. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
6. Low-power option for MIPI_DPHY_DCI.

Table 16: DC Input Levels for Single-ended POD10 and POD12 I/O Standards⁽¹⁾⁽²⁾

| I/O Standard | V _{IL} | | V _{IH} | |
|--------------|-----------------|--------------------------|--------------------------|--------------------------|
| | V, Min | V, Max | V, Min | V, Max |
| POD10 | -0.300 | V _{REF} - 0.068 | V _{REF} + 0.068 | V _{CCO} + 0.300 |
| POD12 | -0.300 | V _{REF} - 0.068 | V _{REF} + 0.068 | V _{CCO} + 0.300 |

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the Vivado® Design Suite as outlined in [Table 25](#).

Table 25: Speed Specification Version By Device

| 2017.1 | Device |
|--------|---|
| 1.08 | XCZU4CG, XCZU4EG, XCZU4EV, XCZU5CG, XCZU5EG, XCZU5EV, XCZU11EG |
| 1.10 | XCZU2CG, XCZU2EG, XCZU3CG, XCZU3EG, XCZU6CG, XCZU6EG, XCZU7CG, XCZU7EG, XCZU7EV, XCZU9CG, XCZU9EG, XCZU15EG, XCZU17EG, XCZU19EG |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Zynq UltraScale+ MPSoC.

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 27 lists the production released Zynq UltraScale+ MPSoC, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 27: Zynq UltraScale+ MPSoC Device Production Software and Speed Specification Release

| Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | | |
|----------|---|---------------------------|----|-----|-----|-------|-----|
| | 0.90V | 0.85V | | | | 0.72V | |
| | -3 | -2 | -1 | -2L | -1L | -2L | -1L |
| XCZU2CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU2EG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU3CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU3EG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU4CG | N/A | | | | | | |
| XCZU4EG | | | | | | | |
| XCZU4EV | | | | | | | |
| XCZU5CG | N/A | | | | | | |
| XCZU5EG | | | | | | | |
| XCZU5EV | | | | | | | |
| XCZU6CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU6EG | | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU7CG | N/A | | | | | | |
| XCZU7EG | | | | | | | |
| XCZU7EV | | | | | | | |
| XCZU9CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU9EG | | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU11EG | | | | | | | |
| XCZU15EG | | | | | | | |
| XCZU17EG | | | | | | | |
| XCZU19EG | | | | | | | |

Notes:

1. See Table 3 for the complete list of operating voltages by speed grade.
2. Blank entries indicate a device and/or speed grade in Advance or Preliminary status.

Table 30: PS DDR Performance (Cont'd)

| Memory Standard | Package | DRAM Type | Speed Grade | | | | | | Units |
|-----------------|---------------------------------------|-----------------------------------|-------------|------|-----|------|-----|------|-------|
| | | | -3 | | -2 | | -1 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| DDR3 | All FFV packages, FBVB900 and SFVC784 | Single rank component | 664 | 2133 | 664 | 2133 | 664 | 2133 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1866 | 664 | 1866 | 664 | 1866 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | SFVA625 | Single rank component | 664 | 1866 | 664 | 1866 | 664 | 1866 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | SBVA484 | Single rank component | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| DDR3L | All FFV packages, FBVB900 and SFVC784 | Single rank component | 664 | 1866 | 664 | 1866 | 664 | 1866 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | SFVA625 | Single rank component | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | SBVA484 | Single rank component | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| LPDDR3 | All FFV packages, FBVB900 and SFVC784 | Single die package ⁽⁶⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | Dual die package ⁽⁶⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | SFVA625 | Single die package ⁽⁶⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | | Dual die package ⁽⁶⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | SBVA484 | Single die package ⁽⁶⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | Dual die package ⁽⁶⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |

Notes:

1. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, and UDIMM.
2. Includes: 1 rank 1 slot, dual-die package 2 rank.
3. Includes: 2 rank 1 slot.
4. Dual die package includes single die with ECC.
5. LPDDR4 support is only available as a 32-bit interface.
6. 64-bit LPDDR3 interface performance values are defined without ECC support.

Table 42: Linear Quad-SPI Interface⁽¹⁾

| Symbol | Description | Load Conditions ⁽²⁾ | Min | Max | Units |
|--|--|--------------------------------|-----|-----|-------|
| Quad-SPI device clock frequency operating at 100 MHz. Loopback enabled. LVCMOS 1.8V I/O standard. | | | | | |
| T _{DCQSPICLK5} | Quad-SPI clock duty cycle. | 15 pF | 45 | 55 | % |
| | | 30 pF | 45 | 55 | % |
| T _{QSPISSCLK5} | Slave select asserted to next clock edge. ⁽³⁾ | 15 pF | 5.0 | – | ns |
| | | 30 pF | 5.0 | – | ns |
| T _{QSPISCLKSS5} | Clock edge to slave select deasserted. | 15 pF | 5.0 | – | ns |
| | | 30 pF | 5.0 | – | ns |
| T _{QSPICKO5} | Clock to output delay, all outputs. | 15 pF | 3.2 | 7.4 | ns |
| | | 30 pF | 3.2 | 7.4 | ns |
| T _{QSPIDCK5} | Setup time, all inputs. | 15 pF | 2.4 | – | ns |
| | | 30 pF | 2.4 | – | ns |
| T _{QSPICKD5} | Hold time, all inputs. | 15 pF | 0.0 | – | ns |
| | | 30 pF | 0.0 | – | ns |
| F _{QSPIREFCLK5} | Quad-SPI reference clock frequency. | 15 pF | – | 200 | MHz |
| | | 30 pF | – | 200 | MHz |
| F _{QSPICLK5} | Quad-SPI device clock frequency. | 15 pF | – | 100 | MHz |
| | | 30 pF | – | 100 | MHz |

Notes:

1. The test conditions are configured for the linear Quad-SPI interface at 100 MHz with a 12 mA drive strength and fast slew rate.
2. 30 pF loads are for stacked modes.
3. T_{QSPISSCLK5} is only valid when two reference clock cycles are programmed between chip select and clock.

PS USB Interface

 Table 43: ULPI Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|----------------------|--|-----|------|-------|
| T _{ULPIDCK} | Input setup to ULPI clock, all inputs. | 4.5 | – | ns |
| T _{ULPICKD} | Input hold to ULPI clock, all inputs. | 0 | – | ns |
| T _{ULPICKO} | ULPI clock to output valid, all outputs. | 2.0 | 8.86 | ns |
| F _{ULPICLK} | ULPI reference clock frequency. | – | 60 | MHz |

Notes:

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

PS-GTR Transceiver

Table 56: PS-GTR Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|--|---|-----------------------------------|-----|--------------------------|-------|
| DV _{PPIN} | Differential peak-to-peak input voltage (external AC coupled). | | 100 | – | 1200 | mV |
| V _{IN} | Single-ended input voltage. Voltage measured at the pin referenced to GND. | | 75 | – | V _{PS_MGTRAVCC} | mV |
| V _{CMIN} | Common mode input voltage. | | – | 0 | – | mV |
| DV _{PPOUT} | Differential peak-to-peak output voltage. ⁽¹⁾ | Transmitter output swing is set to maximum value. | 800 | – | – | mV |
| V _{CMOUTAC} | Common mode output voltage: AC coupled (equation based). | | $V_{PS_MGTRAVCC} - D_{VPPOUT}/2$ | | | mV |
| R _{IN} | Differential input resistance. | | – | 100 | – | Ω |
| R _{OUT} | Differential output resistance. | | – | 100 | – | Ω |
| R _{MGTRREF} | Resistor value between calibration resistor pin to GND. | | 497.5 | 500 | 502.5 | Ω |
| T _{OSKEW} | Transmitter output pair (TXP and TXN) intra-pair skew (All packages). | | – | – | 20 | ps |
| C _{EXT} | Recommended external AC coupling capacitor. ⁽²⁾ | | – | 100 | – | nF |

Notes:

1. The output swing and pre-emphasis levels are programmable using the attributes discussed in the *Zynq UltraScale+ MPSoC Technical Reference Manual (UG1085)*, and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.

Table 57: PS-GTR Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|--------------------|--|-----|-----|------|-------|
| V _{IDIFF} | Differential peak-to-peak input voltage. | 250 | – | 2000 | mV |
| R _{IN} | Differential input resistance. | – | 100 | – | Ω |
| C _{EXT} | Required external AC coupling capacitor. | – | 10 | – | nF |

Table 58: PS-GTR Transceiver Performance

| Symbol | Description | Speed Grade | | | Units |
|---------------------|---------------------------|-------------|------|------|-------|
| | | -3 | -2 | -1 | |
| F _{GTRMAX} | PS-GTR maximum line rate. | 6.0 | 6.0 | 6.0 | Gb/s |
| F _{GTRMIN} | PS-GTR minimum line rate. | 1.25 | 1.25 | 1.25 | Gb/s |

Table 59: PS-GTR Transceiver PLL/Lock Time Adaptation

| Symbol | Description | Min | Typ | Max | Units |
|--------------------|---|-----|-----|----------------------|-------|
| T _{LOCK} | Initial PLL lock. | – | – | 0.11 | ms |
| T _{DLOCK} | Clock recovery phase acquisition and adaptation time. | – | – | 24 x 10 ⁶ | UI |

Table 75: IOB High Density (HD) Switching Characteristics (Cont'd)

| I/O Standards | T _{INBUF_DELAY_PAD_I} | | | | | T _{OUTBUF_DELAY_O_PAD} | | | | | T _{OUTBUF_DELAY_TD_PAD} | | | | | Units |
|---------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|-------|
| | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | |
| | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | |
| LVC MOS33_S_8 | 1.154 | 1.154 | 1.213 | 1.154 | 1.213 | 2.929 | 2.929 | 3.260 | 2.929 | 3.260 | 2.260 | 2.260 | 2.532 | 2.260 | 2.532 | ns |
| LVDS_25 | 1.003 | 1.003 | 1.116 | 1.003 | 1.116 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| LVPECL | 1.003 | 1.003 | 1.116 | 1.003 | 1.116 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| LVTTL_F_12 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.415 | 2.415 | 2.651 | 2.415 | 2.651 | 1.754 | 1.754 | 1.915 | 1.754 | 1.915 | ns |
| LVTTL_F_16 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.464 | 2.464 | 2.732 | 2.464 | 2.732 | 1.750 | 1.750 | 1.986 | 1.750 | 1.986 | ns |
| LVTTL_F_4 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.541 | 2.541 | 2.765 | 2.541 | 2.765 | 1.932 | 1.932 | 2.135 | 1.932 | 2.135 | ns |
| LVTTL_F_8 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.582 | 2.582 | 2.787 | 2.582 | 2.787 | 1.910 | 1.910 | 2.063 | 1.910 | 2.063 | ns |
| LVTTL_S_12 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.731 | 2.731 | 3.075 | 2.731 | 3.075 | 2.072 | 2.072 | 2.343 | 2.072 | 2.343 | ns |
| LVTTL_S_16 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.714 | 2.714 | 3.024 | 2.714 | 3.024 | 2.028 | 2.028 | 2.232 | 2.028 | 2.232 | ns |
| LVTTL_S_4 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.999 | 2.999 | 3.340 | 2.999 | 3.340 | 2.320 | 2.320 | 2.610 | 2.320 | 2.610 | ns |
| LVTTL_S_8 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.929 | 2.929 | 3.260 | 2.929 | 3.260 | 2.260 | 2.260 | 2.532 | 2.260 | 2.532 | ns |
| SLVS_400_25 | 1.020 | 1.020 | 1.136 | 1.020 | 1.136 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| SSTL12_F | 0.780 | 0.780 | 0.867 | 0.780 | 0.867 | 1.643 | 1.643 | 1.792 | 1.643 | 1.792 | 1.285 | 1.285 | 1.423 | 1.285 | 1.423 | ns |
| SSTL12_S | 0.780 | 0.780 | 0.867 | 0.780 | 0.867 | 1.784 | 1.784 | 1.948 | 1.784 | 1.948 | 1.567 | 1.567 | 1.706 | 1.567 | 1.706 | ns |
| SSTL135_F | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.625 | 1.625 | 1.765 | 1.625 | 1.765 | 1.341 | 1.341 | 1.458 | 1.341 | 1.458 | ns |
| SSTL135_II_F | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.623 | 1.623 | 1.770 | 1.623 | 1.770 | 1.325 | 1.325 | 1.470 | 1.325 | 1.470 | ns |
| SSTL135_II_S | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.768 | 1.768 | 1.916 | 1.768 | 1.916 | 1.722 | 1.722 | 1.911 | 1.722 | 1.911 | ns |
| SSTL135_S | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.869 | 1.869 | 2.025 | 1.869 | 2.025 | 1.814 | 1.814 | 1.976 | 1.814 | 1.976 | ns |
| SSTL15_F | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.612 | 1.612 | 1.754 | 1.612 | 1.754 | 1.357 | 1.357 | 1.464 | 1.357 | 1.464 | ns |
| SSTL15_II_F | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.622 | 1.622 | 1.778 | 1.622 | 1.778 | 1.356 | 1.356 | 1.442 | 1.356 | 1.442 | ns |
| SSTL15_II_S | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.821 | 1.821 | 1.987 | 1.821 | 1.987 | 1.895 | 1.895 | 2.047 | 1.895 | 2.047 | ns |
| SSTL15_S | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.824 | 1.824 | 1.977 | 1.824 | 1.977 | 1.743 | 1.743 | 1.907 | 1.743 | 1.907 | ns |
| SSTL18_II_F | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.729 | 1.729 | 1.880 | 1.729 | 1.880 | 1.377 | 1.377 | 1.492 | 1.377 | 1.492 | ns |
| SSTL18_II_S | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.796 | 1.796 | 1.965 | 1.796 | 1.965 | 1.616 | 1.616 | 1.800 | 1.616 | 1.800 | ns |
| SSTL18_I_F | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.609 | 1.609 | 1.755 | 1.609 | 1.755 | 1.220 | 1.220 | 1.313 | 1.220 | 1.313 | ns |
| SSTL18_I_S | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.786 | 1.786 | 1.942 | 1.786 | 1.942 | 1.677 | 1.677 | 1.836 | 1.677 | 1.836 | ns |
| SUB_LVDS | 1.002 | 1.002 | 1.036 | 1.002 | 1.036 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |

Table 78: Input Delay Measurement Methodology (Cont'd)


| Description | I/O Standard Attribute | $V_L^{(1)(2)}$ | $V_H^{(1)(2)}$ | $V_{MEAS}^{(1)(4)(6)}$ | $V_{REF}^{(1)(3)(5)}$ |
|------------------------------|------------------------|----------------|----------------|------------------------|-----------------------|
| SUB_LVDS, 1.8V | SUB_LVDS | 0.9 – 0.125 | 0.9 + 0.125 | 0 ⁽⁶⁾ | – |
| SLVS, 1.8V | SLVS_400_18 | 0.9 – 0.125 | 0.9 + 0.125 | 0 ⁽⁶⁾ | – |
| SLVS, 2.5V | SLVS_400_25 | 1.25 – 0.125 | 1.25 + 0.125 | 0 ⁽⁶⁾ | – |
| LVPECL, 2.5V | LVPECL | 1.25 – 0.125 | 1.25 + 0.125 | 0 ⁽⁶⁾ | – |
| MIPI D-PHY (high speed) 1.2V | MIPI_DPHY_DCI_HS | 0.2 – 0.125 | 0.2 + 0.125 | 0 ⁽⁶⁾ | – |
| MIPI D-PHY (low power) 1.2V | MIPI_DPHY_DCI_LP | 0.715 – 0.2 | 0.715 + 0.2 | 0 ⁽⁶⁾ | – |

Notes:

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMOS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between V_L and V_H .
3. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the V_{REF}/V_{MEAS} parameters found in IBIS models and/or noted in [Figure 1](#).
6. The value given is the differential input voltage.


Output Delay Measurement Methodology

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 1](#) and [Figure 2](#).



X16654-101316

Figure 1: Single-Ended Test Setup



X16640-101316

Figure 2: Differential Test Setup

Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

1. Simulate the output driver of choice into the generalized test setup using values from [Table 79](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of [step 2](#) and [step 4](#). The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 79: Output Delay Measurement Methodology

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|--|-------------------------------|----------------------|--------------------------------------|-----------------------|----------------------|
| LVC MOS, 1.2V | LVC MOS12 | 1M | 0 | 0.6 | 0 |
| LVC MOS, 1.5V | LVC MOS15 | 1M | 0 | 0.75 | 0 |
| LVC MOS, 1.8V | LVC MOS18 | 1M | 0 | 0.9 | 0 |
| LVC MOS, 2.5V | LVC MOS25 | 1M | 0 | 1.25 | 0 |
| LVC MOS, 3.3V | LVC MOS33 | 1M | 0 | 1.65 | 0 |
| LVTTL, 3.3V | LVTTL | 1M | 0 | 1.65 | 0 |
| LVDCI, HSLVDCI, 1.5V | LVDCI_15, HSLVDCI_15 | 50 | 0 | V _{REF} | 0.75 |
| LVDCI, HSLVDCI, 1.8V | LVDCI_15, HSLVDCI_18 | 50 | 0 | V _{REF} | 0.9 |
| HSTL (high-speed transceiver logic), class I, 1.2V | HSTL_I_12 | 50 | 0 | V _{REF} | 0.6 |
| HSTL, class I, 1.5V | HSTL_I | 50 | 0 | V _{REF} | 0.75 |
| HSTL, class I, 1.8V | HSTL_I_18 | 50 | 0 | V _{REF} | 0.9 |
| HSUL (high-speed unterminated logic), 1.2V | HSUL_12 | 50 | 0 | V _{REF} | 0.6 |
| SSTL12 (stub series terminated logic), 1.2V | SSTL12 | 50 | 0 | V _{REF} | 0.6 |
| SSTL135 and SSTL135 class II, 1.35V | SSTL135, SSTL135_II | 50 | 0 | V _{REF} | 0.675 |
| SSTL15 and SSTL15 class II, 1.5V | SSTL15, SSTL15_II | 50 | 0 | V _{REF} | 0.75 |
| SSTL18, class I and class II, 1.8V | SSTL18_I, SSTL18_II | 50 | 0 | V _{REF} | 0.9 |
| POD10, 1.0V | POD10 | 50 | 0 | V _{REF} | 1.0 |
| POD12, 1.2V | POD12 | 50 | 0 | V _{REF} | 1.2 |
| DIFF_HSTL, class I, 1.2V | DIFF_HSTL_I_12 | 50 | 0 | V _{REF} | 0.6 |
| DIFF_HSTL, class I, 1.5V | DIFF_HSTL_I | 50 | 0 | V _{REF} | 0.75 |
| DIFF_HSTL, class I, 1.8V | DIFF_HSTL_I_18 | 50 | 0 | V _{REF} | 0.9 |
| DIFF_HSUL, 1.2V | DIFF_HSUL_12 | 50 | 0 | V _{REF} | 0.6 |
| DIFF_SSTL12, 1.2V | DIFF_SSTL12 | 50 | 0 | V _{REF} | 0.6 |
| DIFF_SSTL135 and DIFF_SSTL135 class II, 1.35V | DIFF_SSTL135, DIFF_SSTL135_II | 50 | 0 | V _{REF} | 0.675 |
| DIFF_SSTL15 and DIFF_SSTL15 class II, 1.5V | DIFF_SSTL15, DIFF_SSTL15_II | 50 | 0 | V _{REF} | 0.75 |
| DIFF_SSTL18, class I and II, 1.8V | DIFF_SSTL18_I, DIFF_SSTL18_II | 50 | 0 | V _{REF} | 0.9 |
| DIFF_POD10, 1.0V | DIFF_POD10 | 50 | 0 | V _{REF} | 1.0 |
| DIFF_POD12, 1.2V | DIFF_POD12 | 50 | 0 | V _{REF} | 1.2 |
| LVDS (low-voltage differential signaling), 1.8V | LVDS | 100 | 0 | 0 ⁽²⁾ | 0 |
| SUB_LVDS, 1.8V | SUB_LVDS | 100 | 0 | 0 ⁽²⁾ | 0 |
| MIPI D-PHY (high speed) 1.2V | MIPI_DPHY_DCI_HS | 100 | 0 | 0 ⁽²⁾ | 0 |
| MIPI D-PHY (low power) 1.2V | MIPI_DPHY_DCI_LP | 1M | 0 | 0.6 | 0 |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

DSP48 Slice Switching Characteristics

Table 83: DSP48 Slice Switching Characteristics

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---------------------------------------|---|---|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| Maximum Frequency | | | | | | | |
| F _{MAX} | With all registers used. | 891 | 775 | 645 | 644 | 600 | MHz |
| F _{MAX_PATDET} | With pattern detector. | 794 | 687 | 571 | 562 | 524 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG. | 635 | 544 | 456 | 440 | 413 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect. | 577 | 492 | 410 | 395 | 371 | MHz |
| F _{MAX_PREADD_NOADREG} | Without ADREG. | 655 | 565 | 468 | 453 | 423 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG). | 483 | 410 | 338 | 323 | 304 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect. | 448 | 379 | 314 | 299 | 280 | MHz |

Clock Buffers and Networks

Table 84: Clock Buffers Switching Characteristics

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|--|---|---|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| Global Clock Switching Characteristics (Including BUFGCTRL) | | | | | | | |
| F _{MAX} | Maximum frequency of a global clock tree (BUFG). | 891 | 775 | 667 | 725 | 667 | MHz |
| Global Clock Buffer with Input Divide Capability (BUFGCE_DIV) | | | | | | | |
| F _{MAX} | Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV). | 891 | 775 | 667 | 725 | 667 | MHz |
| Global Clock Buffer with Clock Enable (BUFGCE) | | | | | | | |
| F _{MAX} | Maximum frequency of a global clock buffer with clock enable (BUFGCE). | 891 | 775 | 667 | 725 | 667 | MHz |
| Leaf Clock Buffer with Clock Enable (BUFCE_LEAF) | | | | | | | |
| F _{MAX} | Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF). | 891 | 775 | 667 | 725 | 667 | MHz |
| GTH or GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT) | | | | | | | |
| F _{MAX} | Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability. | 512 | 512 | 512 | 512 | 512 | MHz |

Table 85: MMCM Specification (Cont'd)

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|------------------------------|-----------------------------|---|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| MMCM_F _{DPRCLK_MAX} | Maximum DRP clock frequency | 250 | 250 | 250 | 250 | 250 | MHz |

Notes:

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.

Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 93: Package Skew

| Symbol | Description | Device | Package | Value | Units |
|----------|--------------|--------|----------|-------|-------|
| PKGSKEW | Package Skew | XCZU2 | SBVA484 | 105 | ps |
| | | | SFVA625 | 108 | ps |
| | | | SFVC784 | 93 | ps |
| | | XCZU3 | SBVA484 | 105 | ps |
| | | | SFVA625 | 108 | ps |
| | | | SFVC784 | 93 | ps |
| | | XCZU4 | SFVC784 | | ps |
| | | | FBVB900 | | ps |
| | | XCZU5 | SFVC784 | | ps |
| | | | FBVB900 | | ps |
| | | XCZU6 | FFVC900 | 119 | ps |
| | | | FFVB1156 | 134 | ps |
| | | XCZU7 | FBVB900 | 141 | ps |
| | | | FFVC1156 | 175 | ps |
| | | | FFVF1517 | 305 | ps |
| | | XCZU9 | FFVC900 | 119 | ps |
| | | | FFVB1156 | 134 | ps |
| | | XCZU11 | FFVC1156 | | ps |
| | | | FFVB1517 | | ps |
| | | | FFVF1517 | | ps |
| | | | FFVC1760 | 215 | ps |
| | | XCZU15 | FFVC900 | 118 | ps |
| | | | FFVB1156 | 132 | ps |
| | | XCZU17 | FFVB1517 | 221 | ps |
| FFVC1760 | 226 | | ps | | |
| FFVD1760 | 178 | | ps | | |
| FFVE1924 | 174 | | ps | | |
| XCZU19 | FFVB1517 | 221 | ps | | |
| | FFVC1760 | 226 | ps | | |
| | FFVD1760 | 178 | ps | | |
| | FFVE1924 | 174 | ps | | |

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

GTY Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoCs that include the GTY transceivers.

GTY Transceiver DC Input and Output Levels

[Table 106](#) and [Table 107](#) summarize the DC specifications of the GTY transceivers in Zynq UltraScale+ MPSoCs. Consult the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) for further details.

Table 106: GTY Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|--|---|--|--------------------------|----------------------|-------|
| DV _{PPIN} | Differential peak-to-peak input voltage (external AC coupled) | > 10.3125 Gb/s | 150 | – | 1250 | mV |
| | | 6.6 Gb/s to 10.3125 Gb/s | 150 | – | 1250 | mV |
| | | ≤ 6.6 Gb/s | 150 | – | 2000 | mV |
| V _{IN} | Single-ended input voltage. Voltage measured at the pin referenced to GND. | DC coupled V _{MGTAVTT} = 1.2V | –400 | – | V _{MGTAVTT} | mV |
| V _{CMIN} | Common mode input voltage | DC coupled V _{MGTAVTT} = 1.2V | – | 2/3 V _{MGTAVTT} | – | mV |
| D _{VPPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to 11111 | 800 | – | – | mV |
| V _{CMOUTDC} | Common mode output voltage: DC coupled (equation based) | When remote RX is terminated to GND | $V_{MGTAVTT}/2 - D_{VPPOUT}/4$ | | | mV |
| | | When remote RX termination is floating | $V_{MGTAVTT} - D_{VPPOUT}/2$ | | | mV |
| | | When remote RX is terminated to V _{RX_TERM} ⁽²⁾ | $V_{MGTAVTT} - \frac{D_{VPPOUT}}{4} - \left(\frac{V_{MGTAVTT} - V_{RX_TERM}}{2}\right)$ | | | mV |
| V _{CMOUTAC} | Common mode output voltage: AC coupled | Equation based | $V_{MGTAVTT} - D_{VPPOUT}/2$ | | | mV |
| R _{IN} | Differential input resistance | | – | 100 | – | Ω |
| R _{OUT} | Differential output resistance | | – | 100 | – | Ω |
| T _{OSKEW} | Transmitter output pair (TXP and TXN) intra-pair skew | | – | – | 10 | ps |
| C _{EXT} | Recommended external AC coupling capacitor ⁽³⁾ | | – | 100 | – | nF |

Notes:

1. The output swing and pre-emphasis levels are programmable using the GTY transceiver attributes discussed in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) and can result in values lower than reported in this table.
2. V_{RX_TERM} is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.

GTY Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTY Transceiver User Guide (UG578)* for further information.

Table 109: GTY Transceiver Performance

| Symbol | Description | Output Divider | Speed Grade and V _{CCINT} Operating Voltages | | | | | | | | | | Units | | | | |
|--------------------------|--------------------------------------|----------------|---|--------|--------|--------|--------|---------|---------|--------|--------|--------|-------|-----|------|--|------|
| | | | 0.90V | | 0.85V | | | | 0.72V | | | | | | | | |
| | | | -3 | | -2 | | -1 | | -2 | | -1 | | | | | | |
| F _{GTymax} | GTY maximum line rate | | 32.75 | | 28.21 | | | | 25.7813 | | | | 28.21 | | 12.5 | | Gb/s |
| F _{GTymin} | GTY minimum line rate | | 0.5 | | 0.5 | | | | 0.5 | | | | 0.5 | | 0.5 | | Gb/s |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| F _{GTyCRANGE} | CPLL line rate range ⁽¹⁾ | 1 | 4.0 | 12.5 | 4.0 | 12.5 | 4.0 | 8.5 | 4.0 | 12.5 | 4.0 | 8.5 | | | Gb/s | | |
| | | 2 | 2.0 | 6.25 | 2.0 | 6.25 | 2.0 | 4.25 | 2.0 | 6.25 | 2.0 | 4.25 | | | Gb/s | | |
| | | 4 | 1.0 | 3.125 | 1.0 | 3.125 | 1.0 | 2.125 | 1.0 | 3.125 | 1.0 | 2.125 | | | Gb/s | | |
| | | 8 | 0.5 | 1.5625 | 0.5 | 1.5625 | 0.5 | 1.0625 | 0.5 | 1.5625 | 0.5 | 1.0625 | | | Gb/s | | |
| | | 16 | N/A | | | | | | | | | | | | Gb/s | | |
| | | 32 | N/A | | | | | | | | | | | | Gb/s | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | | | | |
| F _{GTyQRANGE1} | QPLL0 line rate range ⁽²⁾ | 1 | 19.6 | 32.75 | 19.6 | 28.21 | 19.6 | 25.7813 | 19.6 | 28.21 | N/A | | | | Gb/s | | |
| | | 1 | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 12.5 | 9.8 | 16.375 | 9.8 | 12.5 | | | Gb/s | | |
| | | 2 | 4.9 | 8.1875 | 4.9 | 8.1875 | 4.9 | 8.1875 | 4.9 | 8.1875 | 4.9 | 8.1875 | | | Gb/s | | |
| | | 4 | 2.45 | 4.0938 | 2.45 | 4.0938 | 2.45 | 4.0938 | 2.45 | 4.0938 | 2.45 | 4.0938 | | | Gb/s | | |
| | | 8 | 1.225 | 2.0469 | 1.225 | 2.0469 | 1.225 | 2.0469 | 1.225 | 2.0469 | 1.225 | 2.0469 | | | Gb/s | | |
| | | 16 | 0.6125 | 1.0234 | 0.6125 | 1.0234 | 0.6125 | 1.0234 | 0.6125 | 1.0234 | 0.6125 | 1.0234 | | | Gb/s | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | | | | |
| F _{GTyQRANGE2} | QPLL1 line rate range ⁽³⁾ | 1 | 16.0 | 26.0 | 16.0 | 26.0 | 19.6 | 25.7813 | 16.0 | 26.0 | N/A | | | | Gb/s | | |
| | | 1 | 8.0 | 13.0 | 8.0 | 13.0 | 8.0 | 12.5 | 8.0 | 13.0 | 8.0 | 12.5 | | | Gb/s | | |
| | | 2 | 4.0 | 6.5 | 4.0 | 6.5 | 4.0 | 6.5 | 4.0 | 6.5 | 4.0 | 6.5 | | | Gb/s | | |
| | | 4 | 2.0 | 3.25 | 2.0 | 3.25 | 2.0 | 3.25 | 2.0 | 3.25 | 2.0 | 3.25 | | | Gb/s | | |
| | | 8 | 1.0 | 1.625 | 1.0 | 1.625 | 1.0 | 1.625 | 1.0 | 1.625 | 1.0 | 1.625 | | | Gb/s | | |
| | | 16 | 0.5 | 0.8125 | 0.5 | 0.8125 | 0.5 | 0.8125 | 0.5 | 0.8125 | 0.5 | 0.8125 | | | Gb/s | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | | | | |
| F _{CPLL} RANGE | CPLL frequency range | | 2.0 | 6.25 | 2.0 | 6.25 | 2.0 | 4.25 | 2.0 | 6.25 | 2.0 | 4.25 | | | GHz | | |
| F _{QPLL0} RANGE | QPLL0 frequency range | | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 16.375 | 9.8 | 16.375 | | | GHz | | |
| F _{QPLL1} RANGE | QPLL1 frequency range | | 8.0 | 13.0 | 8.0 | 13.0 | 8.0 | 13.0 | 8.0 | 13.0 | 8.0 | 13.0 | | | GHz | | |

Notes:

1. The values listed are the rounded results of the calculated equation (2 x CPLL_Frequency)/Output_Divider.
2. The values listed are the rounded results of the calculated equation (2 x QPLL0_Frequency)/Output_Divider.
3. The values listed are the rounded results of the calculated equation (2 x QPLL1_Frequency)/Output_Divider.

Integrated Interface Block for Interlaken

More information and documentation on solutions using the integrated interface block for Interlaken can be found at [UltraScale+ Interlaken](#). The *UltraScale Architecture and Product Overview (DS890)* lists how many blocks are in each Zynq UltraScale+ MPSoC. This section describes the following Interlaken configurations.

- 12 x 12.5 Gb/s protocol and lane logic mode ([Table 118](#)).
- 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s protocol and lane logic mode ([Table 119](#)).
- 12 x 25.78125 Gb/s lane logic only mode ([Table 120](#)).

Zynq UltraScale+ MPSoCs in the SFVB784, FFVA676, and FFVA1156 packages are only supported using the 12 x 12.5 Gb/s Interlaken configuration. See [Table 109](#) for the F_{GTYMAX} description.

Table 118: Maximum Performance for Interlaken 12 x 12.5 Gb/s Protocol and Lane Logic Mode Designs

| Symbol | Description | Speed Grade and V_{CCINT} Operating Voltages | | | | | | | | | | Units |
|-----------------------|--|--|--------|--------------------|--------|--------------------|--------|--------------------|--------|--------------------|--------|-------|
| | | 0.90V | | 0.85V | | | | 0.72V | | | | |
| | | -3 | -2 | -1 | -2 | -1 | -2 | -1 | | | | |
| $F_{RX_SERDES_CLK}$ | Receive serializer/deserializer clock | 195.32 | | 195.32 | | 195.32 | | 195.32 | | 195.32 | | MHz |
| $F_{TX_SERDES_CLK}$ | Transmit serializer/deserializer clock | 195.32 | | 195.32 | | 195.32 | | 195.32 | | 195.32 | | MHz |
| F_{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | | 250.00 | | 250.00 | | 250.00 | | 250.00 | | MHz |
| | | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | Min ⁽¹⁾ | Max | |
| F_{CORE_CLK} | Interlaken core clock | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | MHz |
| F_{LBUS_CLK} | Interlaken local bus clock | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | 300.00 | 322.27 | MHz |

Notes:

1. These are the minimum clock frequencies at the maximum lane performance.

Table 119: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | | | | | | Units | |
|----------------------------|--|---|--------|-----------------------|--------|-----|-------|--------------------|--------|-----|-----|-------|-----|
| | | 0.90V | | 0.85V | | | 0.72V | | | | | | |
| | | -3 ⁽¹⁾ | | -2 ⁽¹⁾ | | -1 | -2 | | -1 | | | | |
| F _{RX_SERDES_CLK} | Receive serializer/deserializer clock | 440.79 | | 440.79 | | | N/A | 402.84 | | N/A | | | MHz |
| F _{TX_SERDES_CLK} | Transmit serializer/deserializer clock | 440.79 | | 440.79 | | | N/A | 402.84 | | N/A | | | MHz |
| F _{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | | 250.00 | | | N/A | 250.00 | | N/A | | | MHz |
| | | Min ⁽²⁾ | Max | Min ⁽²⁾ | Max | Min | Max | Min ⁽²⁾ | Max | Min | Max | | |
| F _{CORE_CLK} | Interlaken core clock | 412.50 ⁽³⁾ | 479.20 | 412.50 ⁽³⁾ | 479.20 | N/A | | 412.50 | 429.69 | N/A | | MHz | |
| F _{LBUS_CLK} | Interlaken local bus clock | 300.00 ⁽⁴⁾ | 349.52 | 300.00 ⁽⁴⁾ | 349.52 | N/A | | 300.00 | 349.52 | N/A | | MHz | |

Notes:

1. 6 x 28.21 mode is only supported in the -2 (V_{CCINT}=0.85V) and -3 (V_{CCINT}=0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

Table 120: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | | Units |
|----------------------------|--|---|--|--------|-----|-------|-----|-------|
| | | 0.90V | | 0.85V | | 0.72V | | |
| | | -3 | | -2 | -1 | -2 | -1 | |
| F _{RX_SERDES_CLK} | Receive serializer/deserializer clock | 402.84 | | 402.84 | N/A | N/A | N/A | MHz |
| F _{TX_SERDES_CLK} | Transmit serializer/deserializer clock | 402.84 | | 402.84 | N/A | N/A | N/A | MHz |
| F _{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | | 250.00 | N/A | N/A | N/A | MHz |
| F _{CORE_CLK} | Interlaken core clock | 412.50 | | 412.50 | N/A | N/A | N/A | MHz |
| F _{LBUS_CLK} | Interlaken local bus clock | 349.52 | | 349.52 | N/A | N/A | N/A | MHz |

Revision History

The following table shows the revision history for this document.

| Date | Version | Description of Revisions |
|------------|---------|--|
| 04/20/2017 | 1.3 | <p>Updated Table 25, Table 26, and Table 27 to production release for the following devices/speed/temperature grades in Vivado Design Suite 2017.1.</p> <p>XCZU2CG and XCZU2EG: -2E, -2I, -1E, -1I XCZU3CG and XCZU3EG: -2E, -2I, -1E, -1I XCZU6CG and XCZU6EG: -2E, -2I, -1E, -1I XCZU9CG and XCZU9EG: -2E, -2I, -1E, -1I</p> <p>Added -2E ($V_{CCINT} = 0.85V$) speed grade where applicable. Removed -3E speed grade from the XCZU2 and XCZU3 devices in Table 26 and where applicable.</p> <p>In Table 1, updated values and Note 2. In Table 2, added or updated many of the notes. Updated Table 4 including the notes and added Note 6. Moved and updated Table 5. Added Table 8. Updated Table 9 and added Note 4. Updated Table 10 and added Note 1.</p> <p>Revised V_{ICM} in Table 23. Updated Table 30 and removed Note 1. Added Table 31 and Table 32. Updated Table 33 and removed F_{FTMCLK}. Updated $T_{REFPSCLK}$ in Table 34. Updated Note 1 in Table 37. Updated Table 39. Removed the <i>PS NAND Memory Controller Interface</i> section. Significant changes to Table 41 and removed Note 3. Significant changes to Table 42 and updated Note 1. Removed $F_{TSU_REF_CLK}$ from Table 44. Revised Table 45 and added Note 2 and Note 3. Revised Table 46 and added Note 2 and Note 3. Updated Table 48. Updated Table 51 and removed Note 2. Revised Table 52. Revised many of the tables in the <i>PS-GTR Transceiver</i> section. Revised Table 70 and Table 71. Removed Note 8 from Table 74.</p> <p>Updated the values in Table 75, Table 76, Table 77, Table 80, Table 87, Table 88, Table 89, Table 90, and Table 91 to the Vivado Design Suite 2017.1 speed specifications.</p> <p>Updated the values in Table 81 and Table 82. Added values to Table 92. Updated Table 93. Revised D_{VPP_OUT} in Table 94. Update the values in Table 96. Added Note 6 to Table 102. Updated Table 103 and Table 104. Revised D_{VPP_OUT} in Table 106. Updated the values in Table 108. In Table 109 updated the -1 (0.85V) specifications and removed Note 1. In Table 114 updated the -1 (0.85V) specifications and added Note 6. In Table 115 and Table 116, added the 28.21 jitter tolerance values and revised the notes. Revised the <i>Integrated Interface Block for Interlaken</i> and <i>Integrated Interface Block for 100G Ethernet MAC and PCS</i> sections. Revised the <i>Configuration Switching Characteristics</i> section. Removed the <i>eFUSE Programming Conditions</i> table and added the specifications to Table 2 and Table 3.</p> |