



Welcome to [E-XFL.COM](#)

### **[Embedded - System On Chip \(SoC\)](#): The Heart of Modern Embedded Systems**

**[Embedded - System On Chip \(SoC\)](#)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### **What are [Embedded - System On Chip \(SoC\)](#)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™-R5 with CoreSight™
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	533MHz, 1.3GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 154K+ Logic Cells
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BFBGA, FCBGA
Supplier Device Package	484-FCBGA (19x19)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xczu3cg-2sbva484i">https://www.e-xfl.com/product-detail/xilinx/xczu3cg-2sbva484i</a>

## Recommended Operating Conditions

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

Symbol	Description	Min	Typ	Max	Units
<b>Processor System</b>					
V <sub>CC_PSINTFP</sub> <sup>(3)</sup>	PS full-power domain supply voltage.	0.808	0.850	0.892	V
	For -1LI and -2LE ( $V_{CCINT} = 0.72V$ ) devices: PS full-power domain supply voltage.	0.808	0.850	0.892	V
	For -3E devices: PS full-power domain supply voltage.	0.873	0.900	0.927	V
V <sub>CC_PSINTLP</sub>	PS low-power domain supply voltage.	0.808	0.850	0.892	V
	For -1LI and -2LE ( $V_{CCINT} = 0.72V$ ) devices: PS low-power domain supply voltage.	0.808	0.850	0.892	V
	For -3E devices: PS low-power domain supply voltage.	0.873	0.900	0.927	V
V <sub>CC_PSAUX</sub>	PS auxiliary supply voltage.	1.710	1.800	1.890	V
V <sub>CC_PSINTFP_DDR</sub> <sup>(3)</sup>	PS DDR controller and PHY supply voltage.	0.808	0.850	0.892	V
	For -1LI and -2LE ( $V_{CCINT} = 0.72V$ ) devices: PS DDR controller and PHY supply voltage.	0.808	0.850	0.892	V
	For -3E devices: PS DDR controller and PHY supply voltage.	0.873	0.900	0.927	V
V <sub>CC_PSADC</sub>	PS SYSMON ADC supply voltage relative to GND_PSADC.	1.710	1.800	1.890	V
V <sub>CC_PSPLL</sub>	PS PLL supply voltage.	1.164	1.200	1.236	V
V <sub>PS_MGTRAVCC</sub>	PS-GTR supply voltage.	0.825	0.850	0.875	V
V <sub>PS_MGTRAVTT</sub>	PS-GTR termination voltage.	1.746	1.800	1.854	V
V <sub>CCO_PSDDR</sub> <sup>(4)</sup>	PS DDR I/O supply voltage.	1.06	–	1.575	V
V <sub>CCO_PSDDR_PLL</sub>	PS DDR PLL supply voltage.	1.710	1.800	1.890	V
V <sub>CCO_PSIO</sub> <sup>(5)</sup>	PS I/O supply.	1.710	–	3.465	V
V <sub>PSIN</sub>	PS I/O input voltage.	-0.200	–	$V_{CCO_PSIO} + 0.200$	V
	PS DDR I/O input voltage.	-0.200	–	$V_{CCO_PSDDR} + 0.200$	
V <sub>CC_PSBATT</sub> <sup>(6)</sup>	PS battery-backed RAM and battery-backed real-time clock (RTC) supply voltage.	1.200	–	1.500	V
<b>Programmable Logic</b>					
V <sub>CCINT</sub>	PL internal supply voltage.	0.825	0.850	0.876	V
	For -1LI and -2LE ( $V_{CCINT} = 0.72V$ ) devices: PL internal supply voltage.	0.698	0.720	0.742	V
	For -3E devices: PL internal supply voltage.	0.873	0.900	0.927	V
V <sub>CCINT_IO</sub> <sup>(7)</sup>	PL internal supply voltage for the I/O banks.	0.825	0.850	0.876	V
	For -1LI and -2LE ( $V_{CCINT} = 0.72V$ ) devices: PL internal supply voltage for the I/O banks.	0.825	0.850	0.876	V
	For -3E devices: PL internal supply voltage for the I/O banks.	0.873	0.900	0.927	V
V <sub>CCBRAM</sub>	Block RAM supply voltage.	0.825	0.850	0.876	V
	For -3E devices: block RAM supply voltage.	0.873	0.900	0.927	V
V <sub>CCAUX</sub>	Auxiliary supply voltage.	1.746	1.800	1.854	V

Table 4: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$I_{CC\_PSBATT}^{(4)(5)}$	Battery supply current at $V_{CC\_PSBATT} = 1.50V$ , RTC enabled.	–	–	3650	nA
	Battery supply current at $V_{CC\_PSBATT} = 1.50V$ , RTC disabled.	–	–	650	nA
	Battery supply current at $V_{CC\_PSBATT} = 1.20V$ , RTC enabled.	–	–	3150	nA
	Battery supply current at $V_{CC\_PSBATT} = 1.20V$ , RTC disabled.	–	–	150	nA
$I_{PSFS}^{(6)}$	PS $V_{CC\_PSAUX}$ additional supply current during eFUSE programming.	–	–	115	mA
Calibrated programmable on-die termination (DCI) in HP I/O banks <sup>(8)</sup> (measured per JEDEC specification)					
$R^{(9)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_40.	–10% <sup>(7)</sup>	40	+10% <sup>(7)</sup>	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48.	–10% <sup>(7)</sup>	48	+10% <sup>(7)</sup>	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_60.	–10% <sup>(7)</sup>	60	+10% <sup>(7)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_40.	–10% <sup>(7)</sup>	40	+10% <sup>(7)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_48.	–10% <sup>(7)</sup>	48	+10% <sup>(7)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_60.	–10% <sup>(7)</sup>	60	+10% <sup>(7)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_120.	–10% <sup>(7)</sup>	120	+10% <sup>(7)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_240.	–10% <sup>(7)</sup>	240	+10% <sup>(7)</sup>	$\Omega$
Uncalibrated programmable on-die termination in HP I/Os banks (measured per JEDEC specification)					
$R^{(9)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_40.	–50%	40	+50%	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48.	–50%	48	+50%	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_60.	–50%	60	+50%	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_40.	–50%	40	+50%	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_48.	–50%	48	+50%	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_60.	–50%	60	+50%	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_120.	–50%	120	+50%	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_240.	–50%	240	+50%	$\Omega$
Uncalibrated programmable on-die termination in HD I/O banks (measured per JEDEC specification)					
$R^{(9)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48.	–50%	48	+50%	$\Omega$
Internal $V_{REF}$	50% $V_{CCO}$	$V_{CCO} \times 0.49$	$V_{CCO} \times 0.50$	$V_{CCO} \times 0.51$	V
	70% $V_{CCO}$	$V_{CCO} \times 0.69$	$V_{CCO} \times 0.70$	$V_{CCO} \times 0.71$	V

Table 4: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
Differential termination	Programmable differential termination (TERM_100) for HP I/O banks.	-35%	100	+35%	Ω
n	Temperature diode ideality factor.	-	1.026	-	-
r	Temperature diode series resistance.	-	2	-	Ω

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. For HP I/O banks with a  $V_{CCO}$  of 1.8V and separated  $V_{CCO}$  and  $V_{CCAUX\_IO}$  power supplies, the  $I_L$  maximum current is 70  $\mu$ A.
3. This measurement represents the die capacitance at the pad, not including the package.
4. Maximum value specified for worst case process at 25°C.
5.  $I_{CC\_PSBATT}$  is measured when the battery-backed RAM (BBRAM) is enabled.
6. Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).
7. If VRP resides at a different bank (DCI cascade), the range increases to  $\pm 15\%$ .
8. VRP resistor tolerance is  $(240\Omega \pm 1\%)$
9. On-die input termination resistance, for more information see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Table 5: PS MIO Pull-up and Pull-down Current

Symbol	Description	Min	Max	Units
$I_{RPU}$	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO\_PSMIO} = 3.3V$ .	20	80	$\mu$ A
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO\_PSMIO} = 2.5V$ .	20	80	$\mu$ A
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO\_PSMIO} = 1.8V$ .	15	65	$\mu$ A
$I_{RPD}$	Pad pull-down (when selected) at $V_{IN} = 3.3V$ .	20	80	$\mu$ A
	Pad pull-down (when selected) at $V_{IN} = 2.5V$ .	20	80	$\mu$ A
	Pad pull-down (when selected) at $V_{IN} = 1.8V$ .	15	65	$\mu$ A

## Quiescent Supply Current

Table 9: Typical Quiescent Supply Current<sup>(1)(2)(3)(4)</sup>

Symbol	Description	Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units		
			0.90V		0.85V		0.72V			
			-3	-2	-1	-2	-1			
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current.	XCZU2	N/A	393	393	344	344	mA		
		XCZU3	N/A	393	393	344	344	mA		
		XCZU4	719	684	684	601	601	mA		
		XCZU5	719	684	684	601	601	mA		
		XCZU6	1629	1549	1549	1358	1358	mA		
		XCZU7	1263	1201	1201	1055	1055	mA		
		XCZU9	1629	1549	1549	1358	1358	mA		
		XCZU11	1786	1699	1699	1491	1491	mA		
		XCZU15	1987	1890	1890	1660	1660	mA		
		XCZU17	2728	2594	2594	2275	2275	mA		
I <sub>CCINT_IOQ</sub>	Quiescent V <sub>CCINT_IO</sub> supply current.	XCZU19	2728	2594	2594	2275	2275	mA		
		XCZU2	N/A	44	44	44	44	mA		
		XCZU3	N/A	44	44	44	44	mA		
		XCZU4	61	59	59	59	59	mA		
		XCZU5	61	59	59	59	59	mA		
		XCZU6	61	59	59	59	59	mA		
		XCZU7	120	115	115	115	115	mA		
		XCZU9	61	59	59	59	59	mA		
		XCZU11	120	115	115	115	115	mA		
		XCZU15	61	59	59	59	59	mA		
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current.	XCZU17	164	158	158	158	158	mA		
		XCZU19	164	158	158	158	158	mA		
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current.	All devices	1	1	1	1	1	mA		
		XCZU2	N/A	55	55	55	55	mA		
		XCZU3	N/A	55	55	55	55	mA		
		XCZU4	90	90	90	90	90	mA		
		XCZU5	90	90	90	90	90	mA		
		XCZU6	227	227	227	227	227	mA		
		XCZU7	174	174	174	174	174	mA		
		XCZU9	227	227	227	227	227	mA		
		XCZU11	255	255	255	255	255	mA		
		XCZU15	266	266	266	266	266	mA		
		XCZU17	396	396	396	396	396	mA		
		XCZU19	396	396	396	396	396	mA		

Table 15: SelectIO DC Input and Output Levels for HP I/O Banks<sup>(1)(2)(3)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	5.8	-5.8
HSTL_I_12	-0.300	V <sub>REF</sub> - 0.080	V <sub>REF</sub> + 0.080	V <sub>CCO</sub> + 0.300	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	4.1	-4.1
HSTL_I_18	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	6.2	-6.2
HSUL_12	-0.300	V <sub>REF</sub> - 0.130	V <sub>REF</sub> + 0.130	V <sub>CCO</sub> + 0.300	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
LVCMOS12	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVCMOS15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVDCI_15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	7.0	-7.0
LVDCI_18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	7.0	-7.0
SSTL12	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	8.0	-8.0
SSTL135	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	9.0	-9.0
SSTL15	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	10.0	-10.0
SSTL18_I	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.470	V <sub>CCO</sub> /2 + 0.470	7.0	-7.0
MIPI_DPHY_DCI_LP <sup>(6)</sup>	-0.300	0.550	0.880	V <sub>CCO</sub> + 0.300	0.050	1.100	0.01	-0.01

**Notes:**

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
- Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
- Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
- Low-power option for MIPI\_DPHY\_DCI.

Table 16: DC Input Levels for Single-ended POD10 and POD12 I/O Standards<sup>(1)(2)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>	
	V, Min	V, Max	V, Min	V, Max
POD10	-0.300	V <sub>REF</sub> - 0.068	V <sub>REF</sub> + 0.068	V <sub>CCO</sub> + 0.300
POD12	-0.300	V <sub>REF</sub> - 0.068	V <sub>REF</sub> + 0.068	V <sub>CCO</sub> + 0.300

**Notes:**

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Table 26: Speed Grade Designations by Device (Cont'd)

Device	Speed Grade, Temperature Ranges, and V <sub>CCINT</sub> Operating Voltages		
	Advance	Preliminary	Production
XCZU5EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU5EV	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU6CG	-2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)
XCZU6EG	-3E (V <sub>CCINT</sub> = 0.90V) -2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)
XCZU7CG	-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU7EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU7EV	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU9CG	-2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)
XCZU9EG	-3E (V <sub>CCINT</sub> = 0.90V) -2LE (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V) -1LI (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.72V)		-2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V) -1I (V <sub>CCINT</sub> = 0.85V)

# PS Switching Characteristics

## PS Clocks

Table 34: PS Reference Clock Requirements<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
T <sub>RMSJPSCLK</sub>	PS_REF_CLK input RMS clock jitter.	–	–	3	ps
T <sub>PJPSCLK</sub>	PS_REF_CLK input period jitter (peak-to-peak). Number of clock cycles = 10,000	–	–	50	ps
T <sub>DCPSCLK</sub>	PS_REF_CLK duty cycle.	45	–	55	%
T <sub>RFPSCLK</sub>	PS_REF_CLK rise time (20%–80%) and fall time (80%–20%).	–	–	2.22	ns
F <sub>PSCLK</sub>	PS_REF_CLK frequency.	27	–	60	MHz

**Notes:**

1. The values in this table are applicable to alternative PS reference clock inputs ALT\_REF\_CLK, AUX\_REF\_CLK, and VIDEO\_CLK.

Table 35: PS RTC Crystal Requirements<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
F <sub>XTAL</sub>	Parallel resonance crystal frequency.	–	32.8	–	KHz
T <sub>FTXTAL</sub>	Frequency tolerance.	–20	–	20	ppm
C <sub>XTAL</sub>	Load capacitance for crystal parallel resonance.	–	12.5	–	pF
R <sub>ESR</sub>	Crystal ESR (16.8 and 19.2 MHz).	–	70	–	KΩ
C <sub>SHUNT</sub>	Crystal shunt capacitance.	–	1.4	–	pF

**Notes:**

1. Required board components: Feedback resistor = 4.7 MΩ, PCB and pad capacitance = 1.5 pF, C<sub>1</sub> and C<sub>2</sub> capacitance = 21 pF.

Table 36: PS PLL Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>LOCKPSPLL</sub>	PLL maximum lock time.	100	100	100	μs
F <sub>PSPLLMAX</sub>	PLL maximum output frequency.	1600	1600	1600	MHz
F <sub>PSPLLMIN</sub>	PLL minimum output frequency.	750	750	750	MHz
F <sub>PSPLLVCOMAX</sub>	PLL maximum VCO frequency.	3000	3000	3000	MHz
F <sub>PSPLLVCOMIN</sub>	PLL minimum VCO frequency.	1500	1500	1500	MHz

Table 61: PS-GTR Transceiver Reference Clock Oscillator Selection Phase Noise Mask

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
PLL <sub>REFCLKMASK</sub>	PLL reference clock select phase noise mask at REFCLK frequency = 25 MHz.	100	–	–	-102	dBc/Hz
		1 KHz	–	–	-124	
		10 KHz	–	–	-132	
		100 KHz	–	–	-139	
		1 MHz	–	–	-152	
		10 MHz	–	–	-154	
	PLL reference clock select phase noise mask at REFCLK frequency = 50 MHz.	100	–	–	-96	dBc/Hz
		1 KHz	–	–	-118	
		10 KHz	–	–	-126	
		100 KHz	–	–	-133	
		1 MHz	–	–	-146	
		10 MHz	–	–	-148	
	PLL reference clock select phase noise mask at REFCLK frequency = 100 MHz.	100	–	–	-90	dBc/Hz
		1 KHz	–	–	-112	
		10 KHz	–	–	-120	
		100 KHz	–	–	-127	
		1 MHz	–	–	-140	
		10 MHz	–	–	-142	
	PLL reference clock select phase noise mask at REFCLK frequency = 125 MHz.	100	–	–	-88	dBc/Hz
		1 KHz	–	–	-110	
		10 KHz	–	–	-118	
		100 KHz	–	–	-125	
		1 MHz	–	–	-138	
		10 MHz	–	–	-140	
	PLL reference clock select phase noise mask at REFCLK frequency = 150 MHz.	100	–	–	-86	dBc/Hz
		1 KHz	–	–	-108	
		10 KHz	–	–	-116	
		100 KHz	–	–	-123	
		1 MHz	–	–	-136	
		10 MHz	–	–	-138	

**Notes:**

- For reference clock frequencies not in this table, use the phase noise mask for the nearest reference clock frequency.

Table 62: PS-GTR Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTRTX</sub>	Serial data rate range.		1.25	–	6.0	Gb/s
T <sub>RTX</sub>	TX rise time.	20%–80%	–	65	–	ps
T <sub>FTX</sub>	TX fall time.	80%–20%	–	65	–	ps

# Programmable Logic (PL) Switching Characteristics

**Table 75** (high-density IOB (HD)) and **Table 76** (high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{INBUF\_DELAY\_PAD\_I}$  is the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{OUTBUF\_DELAY\_O\_PAD}$  is the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{OUTBUF\_DELAY\_TD\_PAD}$  is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than  $T_{OUTBUF\_DELAY\_TD\_PAD}$  when the DCITERMDISABLE pin is used. In HD I/O banks, the on-die termination turn-on time is always faster than  $T_{OUTBUF\_DELAY\_TD\_PAD}$  when the INTERMDISABLE pin is used.

## IOB High Density (HD) Switching Characteristics

Table 75: IOB High Density (HD) Switching Characteristics

I/O Standards	$T_{INBUF\_DELAY\_PAD\_I}$					$T_{OUTBUF\_DELAY\_O\_PAD}$					$T_{OUTBUF\_DELAY\_TD\_PAD}$					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
DIFF_HSTL_I_18_F	0.978	0.978	1.058	0.978	1.058	1.574	1.574	1.718	1.574	1.718	1.160	1.160	1.271	1.160	1.271	ns
DIFF_HSTL_I_18_S	0.978	0.978	1.058	0.978	1.058	1.805	1.805	1.950	1.805	1.950	1.748	1.748	1.867	1.748	1.867	ns
DIFF_HSTL_I_F	0.978	0.978	1.058	0.978	1.058	1.611	1.611	1.762	1.611	1.762	1.313	1.313	1.417	1.313	1.417	ns
DIFF_HSTL_I_S	0.978	0.978	1.058	0.978	1.058	1.798	1.798	1.913	1.798	1.913	1.630	1.630	1.780	1.630	1.780	ns
DIFF_HSUL_12_F	0.911	0.911	0.977	0.911	0.977	1.573	1.573	1.703	1.573	1.703	1.222	1.222	1.335	1.222	1.335	ns
DIFF_HSUL_12_S	0.911	0.911	0.977	0.911	0.977	1.711	1.711	1.864	1.711	1.864	1.536	1.536	1.665	1.536	1.665	ns
DIFF_SSTL12_F	0.906	0.906	0.977	0.906	0.977	1.643	1.643	1.792	1.643	1.792	1.285	1.285	1.423	1.285	1.423	ns
DIFF_SSTL12_S	0.906	0.906	0.977	0.906	0.977	1.784	1.784	1.948	1.784	1.948	1.567	1.567	1.706	1.567	1.706	ns
DIFF_SSTL135_F	0.927	0.927	0.995	0.927	0.995	1.625	1.625	1.765	1.625	1.765	1.341	1.341	1.458	1.341	1.458	ns
DIFF_SSTL135_II_F	0.927	0.927	0.995	0.927	0.995	1.623	1.623	1.770	1.623	1.770	1.325	1.325	1.470	1.325	1.470	ns
DIFF_SSTL135_II_S	0.927	0.927	0.995	0.927	0.995	1.768	1.768	1.916	1.768	1.916	1.722	1.722	1.911	1.722	1.911	ns
DIFF_SSTL135_S	0.927	0.927	0.995	0.927	0.995	1.869	1.869	2.025	1.869	2.025	1.814	1.814	1.976	1.814	1.976	ns
DIFF_SSTL15_F	0.928	0.928	1.020	0.928	1.020	1.628	1.628	1.771	1.628	1.771	1.374	1.374	1.483	1.374	1.483	ns
DIFF_SSTL15_II_F	0.928	0.928	1.020	0.928	1.020	1.622	1.622	1.778	1.622	1.778	1.356	1.356	1.442	1.356	1.442	ns
DIFF_SSTL15_II_S	0.928	0.928	1.020	0.928	1.020	1.821	1.821	1.987	1.821	1.987	1.895	1.895	2.047	1.895	2.047	ns
DIFF_SSTL15_S	0.928	0.928	1.020	0.928	1.020	1.824	1.824	1.977	1.824	1.977	1.743	1.743	1.907	1.743	1.907	ns
DIFF_SSTL18_II_F	0.961	0.961	1.038	0.961	1.038	1.729	1.729	1.880	1.729	1.880	1.377	1.377	1.492	1.377	1.492	ns
DIFF_SSTL18_II_S	0.961	0.961	1.038	0.961	1.038	1.796	1.796	1.965	1.796	1.965	1.616	1.616	1.800	1.616	1.800	ns
DIFF_SSTL18_I_F	0.961	0.961	1.038	0.961	1.038	1.609	1.609	1.755	1.609	1.755	1.220	1.220	1.313	1.220	1.313	ns
DIFF_SSTL18_I_S	0.961	0.961	1.038	0.961	1.038	1.786	1.786	1.942	1.786	1.942	1.677	1.677	1.836	1.677	1.836	ns
HSTL_I_18_F	0.947	0.947	1.021	0.947	1.021	1.574	1.574	1.718	1.574	1.718	1.160	1.160	1.271	1.160	1.271	ns
HSTL_I_18_S	0.947	0.947	1.021	0.947	1.021	1.805	1.805	1.950	1.805	1.950	1.748	1.748	1.867	1.748	1.867	ns

Table 75: IOB High Density (HD) Switching Characteristics (Cont'd)

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>					T <sub>OUTBUF_DELAY_O_PAD</sub>					T <sub>OUTBUF_DELAY_TD_PAD</sub>					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
LVCMOS33_S_8	1.154	1.154	1.213	1.154	1.213	2.929	2.929	3.260	2.929	3.260	2.260	2.260	2.532	2.260	2.532	ns
LVDS_25	1.003	1.003	1.116	1.003	1.116	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
LVPECL	1.003	1.003	1.116	1.003	1.116	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
LVTTL_F_12	1.164	1.164	1.223	1.164	1.223	2.415	2.415	2.651	2.415	2.651	1.754	1.754	1.915	1.754	1.915	ns
LVTTL_F_16	1.164	1.164	1.223	1.164	1.223	2.464	2.464	2.732	2.464	2.732	1.750	1.750	1.986	1.750	1.986	ns
LVTTL_F_4	1.164	1.164	1.223	1.164	1.223	2.541	2.541	2.765	2.541	2.765	1.932	1.932	2.135	1.932	2.135	ns
LVTTL_F_8	1.164	1.164	1.223	1.164	1.223	2.582	2.582	2.787	2.582	2.787	1.910	1.910	2.063	1.910	2.063	ns
LVTTL_S_12	1.164	1.164	1.223	1.164	1.223	2.731	2.731	3.075	2.731	3.075	2.072	2.072	2.343	2.072	2.343	ns
LVTTL_S_16	1.164	1.164	1.223	1.164	1.223	2.714	2.714	3.024	2.714	3.024	2.028	2.028	2.232	2.028	2.232	ns
LVTTL_S_4	1.164	1.164	1.223	1.164	1.223	2.999	2.999	3.340	2.999	3.340	2.320	2.320	2.610	2.320	2.610	ns
LVTTL_S_8	1.164	1.164	1.223	1.164	1.223	2.929	2.929	3.260	2.929	3.260	2.260	2.260	2.532	2.260	2.532	ns
SLVS_400_25	1.020	1.020	1.136	1.020	1.136	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
SSTL12_F	0.780	0.780	0.867	0.780	0.867	1.643	1.643	1.792	1.643	1.792	1.285	1.285	1.423	1.285	1.423	ns
SSTL12_S	0.780	0.780	0.867	0.780	0.867	1.784	1.784	1.948	1.784	1.948	1.567	1.567	1.706	1.567	1.706	ns
SSTL135_F	0.798	0.798	0.881	0.798	0.881	1.625	1.625	1.765	1.625	1.765	1.341	1.341	1.458	1.341	1.458	ns
SSTL135_II_F	0.798	0.798	0.881	0.798	0.881	1.623	1.623	1.770	1.623	1.770	1.325	1.325	1.470	1.325	1.470	ns
SSTL135_II_S	0.798	0.798	0.881	0.798	0.881	1.768	1.768	1.916	1.768	1.916	1.722	1.722	1.911	1.722	1.911	ns
SSTL135_S	0.798	0.798	0.881	0.798	0.881	1.869	1.869	2.025	1.869	2.025	1.814	1.814	1.976	1.814	1.976	ns
SSTL15_F	0.838	0.838	0.880	0.838	0.880	1.612	1.612	1.754	1.612	1.754	1.357	1.357	1.464	1.357	1.464	ns
SSTL15_II_F	0.838	0.838	0.880	0.838	0.880	1.622	1.622	1.778	1.622	1.778	1.356	1.356	1.442	1.356	1.442	ns
SSTL15_II_S	0.838	0.838	0.880	0.838	0.880	1.821	1.821	1.987	1.821	1.987	1.895	1.895	2.047	1.895	2.047	ns
SSTL15_S	0.838	0.838	0.880	0.838	0.880	1.824	1.824	1.977	1.824	1.977	1.743	1.743	1.907	1.743	1.907	ns
SSTL18_II_F	0.947	0.947	1.021	0.947	1.021	1.729	1.729	1.880	1.729	1.880	1.377	1.377	1.492	1.377	1.492	ns
SSTL18_II_S	0.947	0.947	1.021	0.947	1.021	1.796	1.796	1.965	1.796	1.965	1.616	1.616	1.800	1.616	1.800	ns
SSTL18_I_F	0.947	0.947	1.021	0.947	1.021	1.609	1.609	1.755	1.609	1.755	1.220	1.220	1.313	1.220	1.313	ns
SSTL18_I_S	0.947	0.947	1.021	0.947	1.021	1.786	1.786	1.942	1.786	1.942	1.677	1.677	1.836	1.677	1.836	ns
SUB_LVDS	1.002	1.002	1.036	1.002	1.036	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns

## Block RAM and FIFO Switching Characteristics

Table 80: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Maximum Frequency</b>								
$F_{MAX\_WF\_NC}$	Block RAM (WRITE_FIRST and NO_CHANGE modes).	825	738	645	585	516	MHz	
$F_{MAX\_RF}$	Block RAM (READ_FIRST mode).	718	637	575	510	460	MHz	
$F_{MAX\_FIFO}$	FIFO in all modes without ECC.	825	738	645	585	516	MHz	
$F_{MAX\_ECC}$	Block RAM and FIFO in ECC configuration without PIPELINE.	718	637	575	510	460	MHz	
	Block RAM and FIFO in ECC configuration with PIPELINE and Block RAM in WRITE_FIRST or NO_CHANGE mode.	825	738	645	585	516	MHz	
$T_{PW}^{(1)}$	Minimum pulse width.	495	542	543	577	578	ps	
<b>Block RAM and FIFO Clock-to-Out Delays</b>								
$T_{RCKO\_DO}$	Clock CLK to DOUT output (without output register).	0.91	1.02	1.11	1.46	1.53	ns, Max	
$T_{RCKO\_DO\_REG}$	Clock CLK to DOUT output (with output register).	0.27	0.29	0.30	0.42	0.44	ns, Max	

**Notes:**

1. The MMCM and PLL DUTY\_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

Table 85: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
MMCM_F <sub>DPRCLK_MAX</sub>	Maximum DRP clock frequency	250	250	250	250	250	MHz	

**Notes:**

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

Table 88: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.</b>									
TICKOF_FAR	Global clock input and output flip-flop without MMCM (far clock region).	XCZU2	N/A	5.27	5.68	5.80	6.13	ns	
		XCZU3	N/A	5.27	5.68	5.80	6.13	ns	
		XCZU4	5.07	6.06	6.61	6.23	7.10	ns	
		XCZU5	5.07	6.06	6.61	6.23	7.10	ns	
		XCZU6	5.38	6.49	6.97	7.14	7.59	ns	
		XCZU7	5.39	6.54	7.01	7.16	7.62	ns	
		XCZU9	5.38	6.49	6.97	7.14	7.59	ns	
		XCZU11	6.18	7.41	8.11	7.66	8.99	ns	
		XCZU15	5.38	6.49	6.96	7.19	7.71	ns	
		XCZU17	6.21	7.53	8.07	8.36	8.90	ns	
		XCZU19	6.21	7.53	8.07	8.36	8.90	ns	

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 89: Global Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM.</b>									
TICKOFMMCMCC	Global clock input and output flip-flop with MMCM.	XCZU2	N/A	2.22	2.43	2.96	2.94	ns	
		XCZU3	N/A	2.22	2.43	2.96	2.94	ns	
		XCZU4	2.47	2.47	2.78	3.04	3.35	ns	
		XCZU5	2.47	2.47	2.78	3.04	3.35	ns	
		XCZU6	2.15	2.15	2.36	2.86	2.86	ns	
		XCZU7	2.32	2.32	2.57	3.06	3.13	ns	
		XCZU9	2.15	2.15	2.36	2.86	2.86	ns	
		XCZU11	2.64	2.64	2.96	3.25	3.55	ns	
		XCZU15	2.18	2.18	2.38	2.88	2.90	ns	
		XCZU17	2.44	2.44	2.66	3.19	3.17	ns	
		XCZU19	2.44	2.44	2.66	3.19	3.17	ns	

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 103: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTHTX</sub>	Serial data rate range		0.500	–	F <sub>GTHMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	–	21	–	ps
T <sub>FTX</sub>	TX fall time	80%–20%	–	21	–	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		–	–	500.00	ps
T <sub>J16.375</sub>	Total jitter <sup>(2)(4)</sup>	16.375 Gb/s	–	–	0.28	UI
D <sub>J16.375</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J15.0</sub>	Total jitter <sup>(2)(4)</sup>	15.0 Gb/s	–	–	0.28	UI
D <sub>J15.0</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.1 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.025 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J13.1</sub>	Total jitter <sup>(2)(4)</sup>	13.1 Gb/s	–	–	0.28	UI
D <sub>J13.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
D <sub>J12.5_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	12.5 Gb/s	–	–	0.33	UI
D <sub>J12.5_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J11.3_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	11.3 Gb/s	–	–	0.28	UI
D <sub>J11.3_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
D <sub>J10.3125_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	10.3125 Gb/s	–	–	0.33	UI
D <sub>J10.3125_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
D <sub>J9.953_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	9.953 Gb/s	–	–	0.33	UI
D <sub>J9.953_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J8.0</sub>	Total jitter <sup>(3)(4)</sup>	8.0 Gb/s	–	–	0.32	UI
D <sub>J8.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J6.6</sub>	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	–	–	0.30	UI
D <sub>J6.6</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J5.0</sub>	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	–	–	0.30	UI
D <sub>J5.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J4.25</sub>	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	–	–	0.30	UI
D <sub>J4.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J4.0</sub>	Total jitter <sup>(3)(4)</sup>	4.0 Gb/s	–	–	0.32	UI
D <sub>J4.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.16	UI
T <sub>J3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	–	–	0.20	UI
D <sub>J3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI

Table 104: GTH Transceiver Receiver Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
J <sub>T</sub> _SJ2.5	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(5)</sup>	0.30	—	—	UI
J <sub>T</sub> _SJ1.25	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(6)</sup>	0.30	—	—	UI
J <sub>T</sub> _SJ500	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s <sup>(7)</sup>	0.30	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
J <sub>T</sub> _TJSE3.2	Total jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
J <sub>T</sub> _TJSE6.6		6.6 Gb/s	0.70	—	—	UI
J <sub>T</sub> _SJSE3.2	Sinusoidal jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.10	—	—	UI
J <sub>T</sub> _SJSE6.6		6.6 Gb/s	0.10	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $10^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT\_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

## GTH Transceiver Electrical Compliance

The *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 105](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

# GTy Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoCs that include the GTy transceivers.

## GTy Transceiver DC Input and Output Levels

[Table 106](#) and [Table 107](#) summarize the DC specifications of the GTy transceivers in Zynq UltraScale+ MPSoCs. Consult the *UltraScale Architecture GTy Transceiver User Guide* ([UG578](#)) for further details.

*Table 106: GTy Transceiver DC Specifications*

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage (external AC coupled)	> 10.3125 Gb/s	150	—	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	—	1250	mV
		≤ 6.6 Gb/s	150	—	2000	mV
V <sub>IN</sub>	Single-ended input voltage. Voltage measured at the pin referenced to GND.	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-400	—	V <sub>MGTAVTT</sub>	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled V <sub>MGTAVTT</sub> = 1.2V	—	2/3 V <sub>MGTAVTT</sub>	—	mV
D <sub>VPPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to 11111	800	—	—	mV
V <sub>CMOUTDC</sub>	Common mode output voltage: DC coupled (equation based)	When remote RX is terminated to GND	V <sub>MGTAVTT</sub> /2 - D <sub>VPPOUT</sub> /4			mV
		When remote RX termination is floating	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			mV
		When remote RX is terminated to V <sub>RX_TERM</sub> <sup>(2)</sup>	V <sub>MGTAVTT</sub> - $\frac{D_{VPPOUT}}{4} - \left( \frac{V_{MGTAVTT} - V_{RX\_TERM}}{2} \right)$			mV
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled	Equation based	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			mV
R <sub>IN</sub>	Differential input resistance	—	100	—	—	Ω
R <sub>OUT</sub>	Differential output resistance	—	100	—	—	Ω
T <sub>OSKEW</sub>	Transmitter output pair (TXP and TXN) intra-pair skew	—	—	10	ps	
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(3)</sup>	—	100	—	—	nF

**Notes:**

1. The output swing and pre-emphasis levels are programmable using the GTy transceiver attributes discussed in the *UltraScale Architecture GTy Transceiver User Guide* ([UG578](#)) and can result in values lower than reported in this table.
2. V<sub>RX\_TERM</sub> is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.

Table 115: GTY Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T <sub>J3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	–	–	0.20	UI
D <sub>J3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI
T <sub>J2.5</sub>	Total jitter <sup>(3)(4)</sup>	2.5 Gb/s <sup>(6)</sup>	–	–	0.20	UI
D <sub>J2.5</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI
T <sub>J1.25</sub>	Total jitter <sup>(3)(4)</sup>	1.25 Gb/s <sup>(7)</sup>	–	–	0.15	UI
D <sub>J1.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.06	UI
T <sub>J500</sub>	Total jitter <sup>(3)(4)</sup>	500 Mb/s <sup>(8)</sup>	–	–	0.10	UI
D <sub>J500</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTY Quad) at maximum line rate.
2. Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of  $10^{-12}$ .
5. CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.
8. CPLL frequency at 2.0 GHz and TXOUT\_DIV = 8.

Table 116: GTY Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$F_{GTYRX}$	Serial data rate		0.500	–	$F_{GTYMAX}$	Gb/s
$R_{XSST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated at 33 kHz	-5000	–	0	ppm
$R_{XRL}$	Run length (CID)		–	–	256	UI
$R_{XPMMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	–	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	–	700	ppm
		Bit rates > 8.0 Gb/s	-200	–	200	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$J_{T\_SJ32.75}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	32.75 Gb/s	0.25	–	–	UI
$J_{T\_SJ28.21}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	28.21 Gb/s	0.30	–	–	UI
$J_{T\_SJ16.375}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	16.375 Gb/s	0.30	–	–	UI
$J_{T\_SJ15.0}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	15.0 Gb/s	0.30	–	–	UI
$J_{T\_SJ14.1}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	14.1 Gb/s	0.30	–	–	UI
$J_{T\_SJ13.1}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	13.1 Gb/s	0.30	–	–	UI
$J_{T\_SJ12.5}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.30	–	–	UI
$J_{T\_SJ11.3}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	11.3 Gb/s	0.30	–	–	UI
$J_{T\_SJ10.32\_QPLL}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.30	–	–	UI
$J_{T\_SJ10.32\_CPLL}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	10.32 Gb/s	0.30	–	–	UI
$J_{T\_SJ9.953\_QPLL}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.953 Gb/s	0.30	–	–	UI
$J_{T\_SJ9.953\_CPLL}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	9.953 Gb/s	0.30	–	–	UI
$J_{T\_SJ8.0}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	8.0 Gb/s	0.42	–	–	UI
$J_{T\_SJ6.6}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	–	–	UI
$J_{T\_SJ5.0}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	–	–	UI
$J_{T\_SJ4.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	–	–	UI
$J_{T\_SJ3.2}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	–	–	UI
$J_{T\_SJ2.5}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(5)</sup>	0.30	–	–	UI
$J_{T\_SJ1.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(6)</sup>	0.30	–	–	UI
$J_{T\_SJ500}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s <sup>(7)</sup>	0.30	–	–	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$J_{T\_TJSE3.2}$	Total jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.70	–	–	UI
		6.6 Gb/s	0.70	–	–	UI
$J_{T\_TJSE6.6}$	Sinusoidal jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.10	–	–	UI
		6.6 Gb/s	0.10	–	–	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $10^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT\_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

## GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 117](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

*Table 117: GTY Transceiver Protocol List*

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-4	IEEE 802.3-2012	25.78125	Compliant
28 Gb/s backplane	CEI-25G-LR	25–28.05	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR	4.25–25.78125	Compliant
100GBASE-KR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
100GBASE-CR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
50GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
50GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
25GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
25GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
OTU4 (OTL4.4) CFP2	OIF-CEI-28G-VSR	27.952493–32.75	Compliant
OTU4 (OTL4.4) CFP	OIF-CEI-11G-MR	11.18–13.1	Compliant
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR <sup>(2)</sup>	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328–11.10	Compliant
XFP	INF-8077i, revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
5.0G Ethernet	IEEE 802.3bx (PAR)	5	Compliant
2.5G Ethernet	IEEE 802.3bx (PAR)	2.5	Compliant
HiGig, HiGig+, HiGig2	IEEE 802.3-2012	3.74, 6.6	Compliant
QSGMII	QSGMII v1.2 (Cisco System, ENG-46158)	5	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555–9.956	Compliant
PCIe Gen1, 2, 3	PCI Express base 3.0	2.5, 5.0, and 8.0	Compliant
SDI <sup>(3)</sup>	SMPTE 424M-2006	0.27–2.97	Compliant
UHD-SDI <sup>(3)</sup>	SMPTE ST-2081 6G, SMPTE ST-2082 12G	6 and 12	Compliant
Hybrid memory cube (HMC)	HMC-15G-SR	10, 12.5, and 15.0	Compliant
MoSys bandwidth engine	CEI-11-SR and CEI-11-SR (overclocked)	10.3125, 15.5	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144–12.165	Compliant
Passive optical network (PON)	10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant

Date	Version	Description of Revisions
02/10/2017	1.2	<p>Updated some of the maximum voltages in the <a href="#">Processor System (PS)</a> section and other specifications in the <a href="#">Programmable Logic (PL)</a> and <a href="#">GTH or GTY Transceiver</a> sections of <a href="#">Table 1</a>. Updated <a href="#">Table 2</a>, <a href="#">Table 4</a>, <a href="#">Table 6</a>, <a href="#">Table 7</a>, and <a href="#">Table 9</a>. Revised the <a href="#">Power Supply Sequencing</a> section including <a href="#">Table 10</a>. Added PS and VCU ramp times to <a href="#">Table 11</a>. Revised <math>V_{ODIFF}</math> in <a href="#">Table 24</a>. Updated <a href="#">Table 25</a>. Added <a href="#">Note 1</a> to <a href="#">Table 26</a>. <a href="#">Table 30</a> replaces the previous three PS memory performance tables. Added values to <a href="#">Table 34</a>, <a href="#">Table 37</a>, and <a href="#">Table 38</a>. Deleted the waveforms in the PS Switching Characteristics section (Figures 1-16 and Figures 25-26). Revised values in the <a href="#">PS NAND Memory Controller Interface</a> section. Added and updated data in <a href="#">Table 40</a>. Added Note 3 to <a href="#">Table 41</a>. Added Note 3 to <a href="#">Table 42</a>. Added <a href="#">Note 1</a> to <a href="#">Table 45</a>. Updated <a href="#">Table 48</a> and removed Note 3. Added data to <a href="#">Table 56</a>. Updated <a href="#">Table 60</a>. Added <a href="#">Table 61</a>. Updated <a href="#">Table 63</a>. Revised <a href="#">Table 69</a>. Added data to <a href="#">Table 70</a>. Added <a href="#">Note 2</a> to <a href="#">Table 71</a>. Updated <a href="#">Table 74</a> and added <a href="#">Note 4</a>. Updated <math>V_L</math> and <math>V_H</math> values in <a href="#">Table 78</a>. Added <math>T_{MINPER\_CLK}</math>, revised <math>F_{REFCLK}</math>, and <a href="#">Note 1</a> to <a href="#">Table 82</a>. Added <math>MMCM\_F_{DPRCLK\_MAX}</math> to <a href="#">Table 85</a> and <math>PLL\_F_{DPRCLK\_MAX}</math> to <a href="#">Table 86</a>. Added data to <a href="#">Table 94</a>, <a href="#">Table 96</a>, <a href="#">Table 98</a>, <a href="#">Table 101</a>, and updated the note references in <a href="#">Table 102</a>. Updated <a href="#">Table 103</a> and added Note 8. Updated <a href="#">Table 104</a> and added <a href="#">Note 7</a>. Added more protocols, <a href="#">Note 1</a> and <a href="#">Note 2</a> to <a href="#">Table 105</a>. Removed the <a href="#">GTH Transceiver Protocol Jitter Characteristics</a> section because it is covered in <a href="#">Table 105</a>. Added <a href="#">Note 1</a> to <a href="#">Table 109</a>. Added data to <a href="#">Table 106</a>, <a href="#">Table 108</a>, <a href="#">Table 110</a>, <a href="#">Table 113</a>. Added <a href="#">Note 2</a> to <a href="#">Table 112</a>. Added note references in <a href="#">Table 114</a>. Updated <a href="#">Table 115</a> and added <a href="#">Note 8</a>. Updated <a href="#">Table 116</a> and added <a href="#">Note 7</a>. Added more protocols and <a href="#">Note 3</a> to <a href="#">Table 117</a>. Removed the <a href="#">GTY Transceiver Protocol Jitter Characteristics</a> section because it is covered in <a href="#">Table 117</a>. Revised <a href="#">Table 124</a>. Added <math>T_{POR}</math> and updated <math>F_{ICAPCK}</math> in <a href="#">Table 127</a>. Updated the <a href="#">Automotive Applications Disclaimer</a>.</p>
06/20/2016	1.1	<p>Updated the <a href="#">Summary</a> description. In <a href="#">Table 1</a>, revised <math>V_{IN}</math> for HP I/O banks and added clarifications to some descriptions and symbols. Added <math>I_{RPU}</math>, <math>I_{RPD}</math>, and <a href="#">Note 4</a> to <a href="#">Table 2</a> and updated <math>V_{PS\_MGTRAVCC}</math>, the <a href="#">PL System Monitor</a> section, and <a href="#">Note 3</a> and <a href="#">Note 5</a>. Updated <a href="#">Note 5</a> in <a href="#">Table 4</a>. Updated the <a href="#">PS Power-On/Off Power Supply Sequencing</a> section including all the voltage supply names. Added <a href="#">MIPI_DPHY_DCI</a> to <a href="#">Table 14</a>, <a href="#">Table 15</a>, and <a href="#">Table 17</a>. Updated <a href="#">Table 23</a>, including removing the <math>V_{CCO}</math> specification and adding <a href="#">Note 1</a>. Added <a href="#">Note 1</a> to <a href="#">Table 24</a>. Updated <a href="#">Table 25</a> speed specifications for Vivado Design Suite 2016.1. Added values to <a href="#">Table 28</a>. Updated the -2 value in <a href="#">Table 29</a>. Added <math>F_{DPLIVEVIDEO}</math> and updated <math>F_{FCIDMACLK}</math> in <a href="#">Table 33</a>. Added VCO frequencies to <a href="#">Table 36</a>. Added the <math>T_{PSPOR}</math> minimum to <a href="#">Table 37</a> and updated <a href="#">Note 1</a>. Added <a href="#">Table 38</a>. Added value delineation over <math>V_{CCINT}</math> operating voltages in <a href="#">Table 39</a>. Revised values for <math>F_{TCK}</math> and <math>T_{TAPTCK}/T_{TCKTAP}</math> in <a href="#">Table 40</a> and added value delineation over <math>V_{CCINT}</math> operating voltages. Updated the <a href="#">PS NAND Memory Controller Interface</a> section. Revised some units and <a href="#">Note 1</a> in <a href="#">Table 41</a> and <a href="#">Table 42</a>. Removed Figure 6: Quad-SPI Interface (Feedback Clock Disabled) Timing. Updated <a href="#">Note 1</a> of <a href="#">Table 43</a>. Added <math>F_{TSI\_REF\_CLK}</math> to <a href="#">Table 44</a> and updated <a href="#">Note 1</a>. In <a href="#">Table 45</a>, revised <math>T_{DCSDHSCLK1}</math>, <math>T_{DCSDHSCLK2}</math>, and <math>T_{DCSDHSCLK3}</math> and <a href="#">Note 1</a>. In <a href="#">Table 46</a>, revised <a href="#">Note 1</a>. In <a href="#">Table 47</a>, revised <a href="#">Note 1</a>. Revised <a href="#">Table 48</a>, including <a href="#">Note 1</a>, and added <a href="#">Note 2</a> and <a href="#">Note 3</a>. In <a href="#">Table 49</a>, <a href="#">Table 50</a>, <a href="#">Table 51</a>, and <a href="#">Table 53</a>, revised <a href="#">Note 1</a>. Updated <a href="#">Table 71</a>. Replaced <a href="#">Table 74</a>. Updated <a href="#">Table 75</a> and <a href="#">Table 76</a>. Updated <a href="#">Table 78</a> and <a href="#">Table 79</a>. In <a href="#">Table 80</a>, added the <a href="#">Block RAM and FIFO Clock-to-Out Delays</a> section. Updated the <math>R_{IN}</math> and <math>C_{EXT}</math> values in <a href="#">Table 57</a> and <a href="#">Table 95</a>. Updated the -2 (0.72V) and -1 (0.72V) values and added <a href="#">Note 1</a> to <a href="#">Table 97</a>. Added <a href="#">Table 100</a> and <a href="#">Table 112</a>. Added <a href="#">Note 2</a> to <a href="#">Table 106</a>. Revised data in <a href="#">Table 109</a>. Revised <a href="#">Table 114</a>. Revised data and added notes in the <a href="#">Integrated Interface Block for Interlaken</a> section and <a href="#">Table 121</a>. Moved <a href="#">Table 123</a>. Revised INL in <a href="#">Table 124</a>. Added notes to <a href="#">Table 125</a> and <a href="#">Table 126</a>. In the <a href="#">eFUSE and Programming Conditions</a> table, updated the <math>I_{PSFS}</math> description.</p>
11/24/2015	1.0	Initial Xilinx release.