# AMD Xilinx - XCZU5CG-2FBVB900I Datasheet





Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A53 MPCore <sup>™</sup> with CoreSight <sup>™</sup> , Dual ARM®Cortex <sup>™</sup> -R5 with CoreSight <sup>™</sup>
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	533MHz, 1.3GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 256K+ Logic Cells
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	900-BBGA, FCBGA
Supplier Device Package	900-FCBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xczu5cg-2fbvb900i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Table	4:	DC	Characteristics	Over	Recommended	Operating	g Conditions	(Cont'd)
--	-------	----	----	-----------------	------	-------------	-----------	--------------	----------

Symbol	Description	Min	Typ <mark>(1)</mark>	Max	Units
Differential termination	Programmable differential termination (TERM_100) for HP I/O banks.	-35%	100	+35%	Ω
n	Temperature diode ideality factor.	_	1.026	-	-
r	Temperature diode series resistance.	_	2	_	Ω

### Notes:

- 1. Typical values are specified at nominal voltage, 25°C.
- 2. For HP I/O banks with a  $V_{CCO}$  of 1.8V and separated  $V_{CCO}$  and  $V_{CCAUX_{IO}}$  power supplies, the I<sub>L</sub> maximum current is 70  $\mu$ A.
- 3. This measurement represents the die capacitance at the pad, not including the package.
- 4. Maximum value specified for worst case process at 25°C.
- 5. I<sub>CC PSBATT</sub> is measured when the battery-backed RAM (BBRAM) is enabled.
- 6. Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).
- 7. If VRP resides at a different bank (DCI cascade), the range increases to  $\pm 15\%$ .
- 8. VRP resistor tolerance is (240 $\Omega$  ±1%)
- On-die input termination resistance, for more information see the UltraScale Architecture SelectIO Resources User Guide (UG571).

### Table 5: PS MIO Pull-up and Pull-down Current

Symbol	Description	Min	Мах	Units
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO\_PSMIO} = 3.3V$ .	20	80	μA
I <sub>RPU</sub>	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO\_PSMIO} = 2.5V$ .	20	80	μA
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO\_PSMIO} = 1.8V$ .	15	65	μA
I <sub>RPD</sub>	Pad pull-down (when selected) at $V_{IN} = 3.3V$ .	20	80	μA
	Pad pull-down (when selected) at $V_{IN} = 2.5V$ .	20	80	μA
	Pad pull-down (when selected) at $V_{IN} = 1.8V$ .	15	65	μA

I/O Standard	V <sub>ICM</sub> (V) <sup>(2)</sup>			V <sub>ID</sub> (V) <sup>(3)</sup>		V <sub>OL</sub> (V) <sup>(4)</sup>	V <sub>OH</sub> (V) <sup>(5)</sup>	I <sub>OL</sub>	I <sub>ОН</sub>
170 Standard	Min	Тур	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.680	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	-	0.400	V <sub>CCO</sub> – 0.400	5.8	-5.8
DIFF_HSTL_I_12	0.400 x V <sub>CCO</sub>	$V_{CCO}/2$	0.600 x V <sub>CCO</sub>	0.100	-	0.250 x V <sub>CCO</sub>	0.750 x V <sub>CCO</sub>	4.1	-4.1
DIFF_HSTL_I_18	(V <sub>CCO</sub> /2) – 0.175	$V_{CCO}/2$	$(V_{CCO}/2) + 0.175$	0.100	-	0.400	V <sub>CCO</sub> – 0.400	6.2	-6.2
DIFF_HSUL_12	(V <sub>CCO</sub> /2) – 0.120	$V_{CCO}/2$	$(V_{CCO}/2) + 0.120$	0.100	-	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
DIFF_SSTL12	(V <sub>CCO</sub> /2) – 0.150	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	-	(V <sub>CCO</sub> /2) – 0.150	$(V_{CCO}/2) + 0.150$	8.0	-8.0
DIFF_SSTL135	(V <sub>CCO</sub> /2) – 0.150	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	-	(V <sub>CCO</sub> /2) – 0.150	$(V_{CCO}/2) + 0.150$	9.0	-9.0
DIFF_SSTL15	(V <sub>CCO</sub> /2) – 0.175	$V_{CCO}/2$	$(V_{CCO}/2) + 0.175$	0.100	-	(V <sub>CCO</sub> /2) – 0.175	$(V_{CCO}/2) + 0.175$	10.0	-10.0
DIFF_SSTL18_I	(V <sub>CCO</sub> /2) – 0.175	$V_{CCO}/2$	$(V_{CCO}/2) + 0.175$	0.100	-	(V <sub>CCO</sub> /2) - 0.470	$(V_{CCO}/2) + 0.470$	7.0	-7.0

# Table 19: Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks<sup>(1)</sup>

### Notes:

- 1. DIFF\_POD10 and DIFF\_POD12 HP I/O bank specifications are shown in Table 20, Table 21, and Table 22.
- 2.  $V_{ICM}$  is the input common mode voltage.
- 3.  $V_{ID}$  is the input differential voltage.
- 4.  $V_{OL}$  is the single-ended low-output voltage.
- 5.  $V_{OH}$  is the single-ended high-output voltage.

# Table 20: DC Input Levels for Differential POD10 and POD12 I/O Standards<sup>(1)(2)</sup>

L/O Standard		V <sub>ICM</sub> (V)	V <sub>ID</sub> (V)		
170 Standard	Min	Тур	Мах	Min	Мах
DIFF_POD10	0.63	0.70	0.77	0.14	-
DIFF_POD12	0.76	0.84	0.92	0.16	_

#### Notes:

2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (<u>UG571</u>).

## Table 21: DC Output Levels for Single-ended and Differential POD10 and POD12 Standards<sup>(1)(2)</sup>

Symbol	Description	V <sub>OUT</sub>	Min	Тур	Max	Units
R <sub>OL</sub>	Pull-down resistance.	V <sub>OM_DC</sub> (as described in Table 22)	36	40	44	Ω
R <sub>OH</sub>	Pull-up resistance.	V <sub>OM_DC</sub> (as described in Table 22)	36	40	44	Ω

#### Notes:

1. Tested according to relevant specifications.

 Standards specified using the default I/O standard configuration. For details, see the UltraScale Architecture SelectIO Resources User Guide (UG571).

### Table 22: Table 21 Definitions for DC Output Levels for POD Standards

Symbol	Description	All Speed Grades	Units
V <sub>OM_DC</sub>	DC output Mid measurement level (for IV curve linearity).	0.8 x V <sub>CCO</sub>	V



<sup>1.</sup> Tested according to relevant specifications.