

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™ |
| Flash Size | - |
| RAM Size | 256KB |
| Peripherals | DMA, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed | 533MHz, 1.3GHz |
| Primary Attributes | Zynq®UltraScale+™ FPGA, 256K+ Logic Cells |
| Operating Temperature | 0°C ~ 100°C (TJ) |
| Package / Case | 900-BBGA, FCBGA |
| Supplier Device Package | 900-FCBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xczu5cg-l2fbvb900e |

Table 4: DC Characteristics Over Recommended Operating Conditions (Cont'd)

| Symbol | Description | Min | Typ ⁽¹⁾ | Max | Units |
|--|---|-------------------------|-------------------------|-------------------------|-------|
| I _{CC_PSBATT} ⁽⁴⁾⁽⁵⁾ | Battery supply current at V _{CC_PSBATT} = 1.50V, RTC enabled. | – | – | 3650 | nA |
| | Battery supply current at V _{CC_PSBATT} = 1.50V, RTC disabled. | – | – | 650 | nA |
| | Battery supply current at V _{CC_PSBATT} = 1.20V, RTC enabled. | – | – | 3150 | nA |
| | Battery supply current at V _{CC_PSBATT} = 1.20V, RTC disabled. | – | – | 150 | nA |
| I _{PSFS} ⁽⁶⁾ | PS V _{CC_PSAUX} additional supply current during eFUSE programming. | – | – | 115 | mA |
| <i>Calibrated programmable on-die termination (DCI) in HP I/O banks⁽⁸⁾ (measured per JEDEC specification)</i> | | | | | |
| R ⁽⁹⁾ | Thevenin equivalent resistance of programmable input termination to V _{CC0} /2 where ODT = RTT_40. | –10% ⁽⁷⁾ | 40 | +10% ⁽⁷⁾ | Ω |
| | Thevenin equivalent resistance of programmable input termination to V _{CC0} /2 where ODT = RTT_48. | –10% ⁽⁷⁾ | 48 | +10% ⁽⁷⁾ | Ω |
| | Thevenin equivalent resistance of programmable input termination to V _{CC0} /2 where ODT = RTT_60. | –10% ⁽⁷⁾ | 60 | +10% ⁽⁷⁾ | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_40. | –10% ⁽⁷⁾ | 40 | +10% ⁽⁷⁾ | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_48. | –10% ⁽⁷⁾ | 48 | +10% ⁽⁷⁾ | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_60. | –10% ⁽⁷⁾ | 60 | +10% ⁽⁷⁾ | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_120. | –10% ⁽⁷⁾ | 120 | +10% ⁽⁷⁾ | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_240. | –10% ⁽⁷⁾ | 240 | +10% ⁽⁷⁾ | Ω |
| <i>Uncalibrated programmable on-die termination in HP I/Os banks (measured per JEDEC specification)</i> | | | | | |
| R ⁽⁹⁾ | Thevenin equivalent resistance of programmable input termination to V _{CC0} /2 where ODT = RTT_40. | –50% | 40 | +50% | Ω |
| | Thevenin equivalent resistance of programmable input termination to V _{CC0} /2 where ODT = RTT_48. | –50% | 48 | +50% | Ω |
| | Thevenin equivalent resistance of programmable input termination to V _{CC0} /2 where ODT = RTT_60. | –50% | 60 | +50% | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_40. | –50% | 40 | +50% | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_48. | –50% | 48 | +50% | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_60. | –50% | 60 | +50% | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_120. | –50% | 120 | +50% | Ω |
| | Programmable input termination to V _{CC0} where ODT = RTT_240. | –50% | 240 | +50% | Ω |
| <i>Uncalibrated programmable on-die termination in HD I/O banks (measured per JEDEC specification)</i> | | | | | |
| R ⁽⁹⁾ | Thevenin equivalent resistance of programmable input termination to V _{CC0} /2 where ODT = RTT_48. | –50% | 48 | +50% | Ω |
| Internal V _{REF} | 50% V _{CC0} | V _{CC0} × 0.49 | V _{CC0} × 0.50 | V _{CC0} × 0.51 | v |
| | 70% V _{CC0} | V _{CC0} × 0.69 | V _{CC0} × 0.70 | V _{CC0} × 0.71 | v |

Table 8: V_{PSIN} Maximum Allowed AC Voltage Overshoot and Undershoot for PS I/O Banks⁽¹⁾

| AC Voltage Overshoot | % of UI at -40°C to 100°C | AC Voltage Undershoot | % of UI at -40°C to 100°C |
|------------------------|---|-----------------------|---|
| $V_{CCO_PSIO} + 0.30$ | 100% | -0.30 | 100% |
| $V_{CCO_PSIO} + 0.35$ | 100% | -0.35 | 75% |
| $V_{CCO_PSIO} + 0.40$ | 100% | -0.40 | 45% |
| $V_{CCO_PSIO} + 0.45$ | 100% | -0.45 | 40% |
| $V_{CCO_PSIO} + 0.50$ | 75% | -0.50 | 10% |
| $V_{CCO_PSIO} + 0.55$ | 75% | -0.55 | 6% |
| $V_{CCO_PSIO} + 0.60$ | 60% | -0.60 | 2% |
| $V_{CCO_PSIO} + 0.65$ | 30% | -0.65 | 0% |
| $V_{CCO_PSIO} + 0.70$ | 20% | -0.70 | 0% |
| $V_{CCO_PSIO} + 0.75$ | 10% | -0.75 | 0% |
| $V_{CCO_PSIO} + 0.80$ | 10% | -0.80 | 0% |
| $V_{CCO_PSIO} + 0.85$ | 8% | -0.85 | 0% |
| $V_{CCO_PSIO} + 0.90$ | 6% | -0.90 | 0% |
| $V_{CCO_PSIO} + 0.95$ | 6% | -0.95 | 0% |

Notes:

1. A total of 200 mA per bank should not be exceeded.

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the Vivado® Design Suite as outlined in [Table 25](#).

Table 25: Speed Specification Version By Device

| 2017.1 | Device |
|--------|---|
| 1.08 | XCZU4CG, XCZU4EG, XCZU4EV, XCZU5CG, XCZU5EG, XCZU5EV, XCZU11EG |
| 1.10 | XCZU2CG, XCZU2EG, XCZU3CG, XCZU3EG, XCZU6CG, XCZU6EG, XCZU7CG, XCZU7EG, XCZU7EV, XCZU9CG, XCZU9EG, XCZU15EG, XCZU17EG, XCZU19EG |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Zynq UltraScale+ MPSoC.

Table 26: Speed Grade Designations by Device (Cont'd)

| Device | Speed Grade, Temperature Ranges, and V _{CCINT} Operating Voltages | | |
|---------|--|-------------|--|
| | Advance | Preliminary | Production |
| XCZU5EG | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU5EV | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU6CG | -2LE (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V) -1LI (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.72V) | | -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V) -1I (V _{CCINT} = 0.85V) |
| XCZU6EG | -3E (V _{CCINT} = 0.90V) -2LE (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V) -1LI (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.72V) | | -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V) -1I (V _{CCINT} = 0.85V) |
| XCZU7CG | -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU7EG | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU7EV | -3E (V _{CCINT} = 0.90V), -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V), -2LE (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V), -1LI (V _{CCINT} = 0.72V) | | |
| XCZU9CG | -2LE (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V) -1LI (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.72V) | | -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V) -1I (V _{CCINT} = 0.85V) |
| XCZU9EG | -3E (V _{CCINT} = 0.90V) -2LE (V _{CCINT} = 0.85V) -2LE (V _{CCINT} = 0.72V) -1LI (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.72V) | | -2E (V _{CCINT} = 0.85V) -2I (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V) -1I (V _{CCINT} = 0.85V) |

Table 26: Speed Grade Designations by Device (Cont'd)

| Device | Speed Grade, Temperature Ranges, and V_{CCINT} Operating Voltages | | |
|----------|---|-------------|------------|
| | Advance | Preliminary | Production |
| XCZU11EG | -3E ($V_{CCINT} = 0.90V$), -2E ($V_{CCINT} = 0.85V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$), -1LI ($V_{CCINT} = 0.72V$) | | |
| XCZU15EG | -3E ($V_{CCINT} = 0.90V$), -2E ($V_{CCINT} = 0.85V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$), -1LI ($V_{CCINT} = 0.72V$) | | |
| XCZU17EG | -3E ($V_{CCINT} = 0.90V$), -2E ($V_{CCINT} = 0.85V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$), -1LI ($V_{CCINT} = 0.72V$) | | |
| XCZU19EG | -3E ($V_{CCINT} = 0.90V$), -2E ($V_{CCINT} = 0.85V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$), -1LI ($V_{CCINT} = 0.72V$) | | |

Notes:

1. The lowest power -1L and -2L devices, where $V_{CCINT} = 0.72V$, are listed in the Vivado Design Suite as -1LV and -2LV respectively.

PS Switching Characteristics

PS Clocks

Table 34: PS Reference Clock Requirements⁽¹⁾

| Symbol | Description | Min | Typ | Max | Units |
|------------------------|---|-----|-----|------|-------|
| T _{RMSJPSCLK} | PS_REF_CLK input RMS clock jitter. | – | – | 3 | ps |
| T _{PJPCLK} | PS_REF_CLK input period jitter (peak-to-peak). Number of clock cycles = 10,000 | – | – | 50 | ps |
| T _{DCPSCLK} | PS_REF_CLK duty cycle. | 45 | – | 55 | % |
| T _{RFPSCLK} | PS_REF_CLK rise time (20%–80%) and fall time (80%–20%). | – | – | 2.22 | ns |
| F _{PSCLK} | PS_REF_CLK frequency. | 27 | – | 60 | MHz |

Notes:

1. The values in this table are applicable to alternative PS reference clock inputs ALT_REF_CLK, AUX_REF_CLK, and VIDEO_CLK.

Table 35: PS RTC Crystal Requirements⁽¹⁾

| Symbol | Description | Min | Typ | Max | Units |
|---------------------|--|-----|------|-----|-------|
| F _{XTAL} | Parallel resonance crystal frequency. | – | 32.8 | – | KHz |
| T _{FTXTAL} | Frequency tolerance. | –20 | – | 20 | ppm |
| C _{XTAL} | Load capacitance for crystal parallel resonance. | – | 12.5 | – | pF |
| R _{ESR} | Crystal ESR (16.8 and 19.2 MHz). | – | 70 | – | KΩ |
| C _{SHUNT} | Crystal shunt capacitance. | – | 1.4 | – | pF |

Notes:

1. Required board components: Feedback resistor = 4.7 MΩ, PCB and pad capacitance = 1.5 pF, C₁ and C₂ capacitance = 21 pF.

Table 36: PS PLL Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|--------------------------|-------------------------------|-------------|------|------|-------|
| | | -3 | -2 | -1 | |
| F _{LOCKPSPLL} | PLL maximum lock time. | 100 | 100 | 100 | μs |
| F _{PSPLLMAX} | PLL maximum output frequency. | 1600 | 1600 | 1600 | MHz |
| F _{PSPLLMIN} | PLL minimum output frequency. | 750 | 750 | 750 | MHz |
| F _{PSPLLVCOMAX} | PLL maximum VCO frequency. | 3000 | 3000 | 3000 | MHz |
| F _{PSPLLVCOMIN} | PLL minimum VCO frequency. | 1500 | 1500 | 1500 | MHz |

Table 42: Linear Quad-SPI Interface⁽¹⁾

| Symbol | Description | Load Conditions ⁽²⁾ | Min | Max | Units |
|--|--|--------------------------------|-----|-----|-------|
| Quad-SPI device clock frequency operating at 100 MHz. Loopback enabled. LVCMOS 1.8V I/O standard. | | | | | |
| T _{DCQSPICLK5} | Quad-SPI clock duty cycle. | 15 pF | 45 | 55 | % |
| | | 30 pF | 45 | 55 | % |
| T _{QSPISSCLK5} | Slave select asserted to next clock edge. ⁽³⁾ | 15 pF | 5.0 | – | ns |
| | | 30 pF | 5.0 | – | ns |
| T _{QSPISCLKSS5} | Clock edge to slave select deasserted. | 15 pF | 5.0 | – | ns |
| | | 30 pF | 5.0 | – | ns |
| T _{QSPICKO5} | Clock to output delay, all outputs. | 15 pF | 3.2 | 7.4 | ns |
| | | 30 pF | 3.2 | 7.4 | ns |
| T _{QSPIDCK5} | Setup time, all inputs. | 15 pF | 2.4 | – | ns |
| | | 30 pF | 2.4 | – | ns |
| T _{QSPICKD5} | Hold time, all inputs. | 15 pF | 0.0 | – | ns |
| | | 30 pF | 0.0 | – | ns |
| F _{QSPIREFCLK5} | Quad-SPI reference clock frequency. | 15 pF | – | 200 | MHz |
| | | 30 pF | – | 200 | MHz |
| F _{QSPICLK5} | Quad-SPI device clock frequency. | 15 pF | – | 100 | MHz |
| | | 30 pF | – | 100 | MHz |

Notes:

1. The test conditions are configured for the linear Quad-SPI interface at 100 MHz with a 12 mA drive strength and fast slew rate.
2. 30 pF loads are for stacked modes.
3. T_{QSPISSCLK5} is only valid when two reference clock cycles are programmed between chip select and clock.

PS USB Interface

 Table 43: ULPI Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|----------------------|--|-----|------|-------|
| T _{ULPIDCK} | Input setup to ULPI clock, all inputs. | 4.5 | – | ns |
| T _{ULPICKD} | Input hold to ULPI clock, all inputs. | 0 | – | ns |
| T _{ULPICKO} | ULPI clock to output valid, all outputs. | 2.0 | 8.86 | ns |
| F _{ULPICLK} | ULPI reference clock frequency. | – | 60 | MHz |

Notes:

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

PS eMMC Standard Interface

 Table 46: eMMC Standard Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|--------------------------------------|--|------|------|-------|
| eMMC Standard Interface | | | | |
| T _{DCEMMCCHSCLK} | eMMC clock duty cycle. | 45 | 55 | % |
| T _{EMMCHSCKO} | Clock to output delay, all outputs. | -2.0 | 4.5 | ns |
| T _{EMMCHSDCK} | Input setup time, all inputs. | 2.0 | - | ns |
| T _{EMMCHSCKD} | Input hold time, all inputs. | 2.0 | - | ns |
| F _{EMMCHSCLK} | eMMC clock frequency. | - | 25 | MHz |
| eMMC High-Speed SDR Interface | | | | |
| T _{DCEMMCCHSCLK} | eMMC high-speed SDR clock duty cycle. | 45 | 55 | % |
| T _{EMMCHSCKO} | Clock to output delay, all outputs. ⁽²⁾ | 3.2 | 16.8 | ns |
| T _{EMMCHSDIVW} | Input valid data window. ⁽³⁾ | 0.4 | - | UI |
| F _{EMMCHSCLK} | eMMC high speed SDR clock frequency. | - | 50 | MHz |
| eMMC High-Speed DDR Interface | | | | |
| T _{DCEMMCDDRCLK} | eMMC high-speed DDR clock duty cycle. | 45 | 55 | % |
| T _{EMMCDDRCKO1} | Data clock to output delay. ⁽²⁾ | 2.7 | 7.3 | ns |
| T _{EMMCSDRIVW} | Input valid data window. ⁽³⁾ | 3.5 | - | ns |
| T _{EMMCDDRCKO2} | Command clock to output delay. | 3.2 | 16 | ns |
| T _{EMMCDDRCK2} | Command input setup time. | 3.9 | - | ns |
| T _{EMMCDDRCKD2} | Command input hold time. | 2.5 | - | ns |
| F _{EMMCDDRCLK} | eMMC high-speed DDR clock frequency. | - | 50 | MHz |
| eMMC HS200 Interface | | | | |
| T _{DCEMMCCHS200CLK} | eMMC HS200 clock duty cycle. | 40 | 60 | % |
| T _{EMMCHS200CKO} | Clock to output delay, all outputs. ⁽²⁾ | 1.0 | 3.4 | ns |
| T _{EMMCSDR1IVW} | Input valid data window. ⁽³⁾ | 0.4 | - | UI |
| F _{EMMCHS200CLK} | eMMC HS200 clock frequency. | - | 200 | MHz |

Notes:

1. The test conditions for eMMC standard mode use an 8 mA drive strength, fast slew rate, and a 30 pF load. For eMMC high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other eMMC modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

PS I2C Controller Interface

 Table 47: I2C Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------------------|-------------------------|-----|------|---------|
| I2C Fast-mode Interface | | | | |
| $T_{I2CFCKL}$ | SCL Low time. | 1.3 | – | μ s |
| $T_{I2CFCKH}$ | SCL High time. | 0.6 | – | μ s |
| $T_{I2CFCKO}$ | SDA clock to out delay. | – | 900 | ns |
| $T_{I2CFDCK}$ | SDA input setup time. | 100 | – | ns |
| $F_{I2CFCLK}$ | SCL clock frequency. | – | 400 | KHz |
| I2C Standard-mode Interface | | | | |
| $T_{I2CSCKL}$ | SCL Low time. | 4.7 | – | μ s |
| $T_{I2CSCKH}$ | SCL High time. | 4.0 | – | μ s |
| $T_{I2CSCKO}$ | SDA clock to out delay. | – | 3450 | ns |
| $T_{I2CSDCK}$ | SDA input setup time. | 250 | – | ns |
| $F_{I2CSCLK}$ | SCL clock frequency. | – | 100 | KHz |

Notes:

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 61: PS-GTR Transceiver Reference Clock Oscillator Selection Phase Noise Mask

| Symbol | Description | Offset Frequency | Min | Typ | Max | Units |
|--|--|------------------|-----|------|--------|--------|
| PLL _{REFCLKMASK} | PLL reference clock select phase noise mask at REFCLK frequency = 25 MHz. | 100 | – | – | –102 | dBc/Hz |
| | | 1 KHz | – | – | –124 | |
| | | 10 KHz | – | – | –132 | |
| | | 100 KHz | – | – | –139 | |
| | | 1 MHz | – | – | –152 | |
| | | 10 MHz | – | – | –154 | |
| | PLL reference clock select phase noise mask at REFCLK frequency = 50 MHz. | 100 | – | – | –96 | dBc/Hz |
| | | 1 KHz | – | – | –118 | |
| | | 10 KHz | – | – | –126 | |
| | | 100 KHz | – | – | –133 | |
| | | 1 MHz | – | – | –146 | |
| | PLL reference clock select phase noise mask at REFCLK frequency = 100 MHz. | 100 | – | – | –90 | dBc/Hz |
| | | 1 KHz | – | – | –112 | |
| | | 10 KHz | – | – | –120 | |
| | | 100 KHz | – | – | –127 | |
| | | 1 MHz | – | – | –140 | |
| | PLL reference clock select phase noise mask at REFCLK frequency = 125 MHz. | 100 | – | – | –88 | dBc/Hz |
| | | 1 KHz | – | – | –110 | |
| | | 10 KHz | – | – | –118 | |
| | | 100 KHz | – | – | –125 | |
| 1 MHz | | – | – | –138 | | |
| PLL reference clock select phase noise mask at REFCLK frequency = 150 MHz. | 100 | – | – | –86 | dBc/Hz | |
| | 1 KHz | – | – | –108 | | |
| | 10 KHz | – | – | –116 | | |
| | 100 KHz | – | – | –123 | | |
| | 1 MHz | – | – | –136 | | |
| | | 10 MHz | – | – | –138 | |

Notes:

- For reference clock frequencies not in this table, use the phase noise mask for the nearest reference clock frequency.

Table 62: PS-GTR Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|--------------------|-------------------------|-----------|------|-----|-----|-------|
| F _{GTRTX} | Serial data rate range. | | 1.25 | – | 6.0 | Gb/s |
| T _{RTX} | TX rise time. | 20%–80% | – | 65 | – | ps |
| T _{FTX} | TX fall time. | 80%–20% | – | 65 | – | ps |

Table 67: USB 3.0 Protocol Characteristics (PS-GTR Transceivers)

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units |
|---|----------------------------------|------------------|-----|------|-------|
| USB 3.0 Transmitter Jitter Generation | | | | | |
| USB 3.0 | Total transmitter jitter. | 5000 | – | 0.66 | UI |
| USB 3.0 Receiver High Frequency Jitter Tolerance | | | | | |
| USB 3.0 | Total receiver jitter tolerance. | 5000 | 0.2 | – | UI |

Table 68: Serial-GMII Protocol Characteristics (PS-GTR Transceivers)

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units |
|---|-----------------------------------|------------------|------|------|-------|
| Serial-GMII Transmitter Jitter Generation | | | | | |
| SGMII | Deterministic transmitter jitter. | 1250 | – | 0.25 | UI |
| Serial-GMII Receiver High Frequency Jitter Tolerance | | | | | |
| SGMII | Total receiver jitter tolerance. | 1250 | 0.25 | – | UI |

PS System Monitor Specifications

Table 69: PS SYSMON Specifications

| Parameter | Comments | Conditions | Min | Typ | Max | Units |
|--|--|--------------------------------------|-----|-----|-----------|------------|
| $V_{CC_PSADC} = 1.8V \pm 3\%$, $T_j = -40^\circ C$ to $100^\circ C$, typical values at $T_j = 40^\circ C$ | | | | | | |
| ADC Accuracy ($T_j = -55^\circ C$ to $125^\circ C$) (1) | | | | | | |
| Resolution | | | 10 | – | – | Bits |
| Sample rate | | | – | – | 1 | MS/s |
| RMS code noise | On-chip reference | | – | 1 | – | LSBs |
| On-Chip Sensor Accuracy | | | | | | |
| Temperature sensor error | | $T_j = -55^\circ C$ to $110^\circ C$ | – | – | ± 3.5 | $^\circ C$ |
| | | $T_j = 110^\circ C$ to $125^\circ C$ | – | – | ± 5 | $^\circ C$ |
| Supply sensor error(2) | Supply voltages less than or electrically connected to V_{CC_PSADC} . | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 1 | % |
| | Supply voltages nominally at 1.8V but with the potential to go above V_{CC_PSADC} . | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 1.5 | % |
| | Supply voltages nominally in the 2.0V to 3.3V range. | $T_j = -40^\circ C$ to $125^\circ C$ | – | – | ± 2.5 | % |

Notes:

- ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
- Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.

Table 72: MIPI D-PHY Performance

| Description | I/O Bank Type | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|-------------------------------------|---------------|---|-------------------|------|-------|------|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 ⁽¹⁾ | -2 ⁽¹⁾ | -1 | -2 | -1 | |
| MIPI D-PHY transmitter or receiver. | HP | 1500 | 1500 | 1260 | 1260 | 1260 | Mb/s |

Notes:

1. In the SBVA484 package, the data rate is 1260 Mb/s.

Table 73: LVDS Native-Mode 1000BASE-X Support⁽¹⁾

| Description | I/O Bank Type | Speed Grade and V _{CCINT} Operating Voltages | | | | |
|-------------|---------------|---|-------|----|-------|----|
| | | 0.90V | 0.85V | | 0.72V | |
| | | -3 | -2 | -1 | -2 | -1 |
| 1000BASE-X | HP | Yes | | | | |

Notes:

1. 1000BASE-X support is based on the *IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications* (IEEE Std 802.3-2008).

Table 74 provides the maximum data rates for applicable memory standards using the Zynq UltraScale+ MPSoC memory PHY. Refer to [Memory Interfaces](#) for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the *UltraScale Architecture PCB Design Guide* ([UG583](#)), electrical analysis, and characterization of the system.

Table 74: Maximum Physical Interface (PHY) Rate for Memory Interfaces

| Memory Standard | Package ⁽¹⁾ | DRAM Type | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|-----------------|------------------------------|----------------------------------|---|-------|------|-------|------|-------|
| | | | 0.90V | 0.85V | | 0.72V | | |
| | | | -3 | -2 | -1 | -2 | -1 | |
| DDR4 | All FFV packages and FBVB900 | Single rank component | 2666 | 2666 | 2400 | 2400 | 2133 | Mb/s |
| | | 1 rank DIMM ⁽²⁾⁽³⁾⁽⁴⁾ | 2400 | 2400 | 2133 | 2133 | 1866 | Mb/s |
| | | 2 rank DIMM ⁽²⁾⁽⁵⁾ | 2133 | 2133 | 1866 | 1866 | 1600 | Mb/s |
| | | 4 rank DIMM ⁽²⁾⁽⁶⁾ | 1600 | 1600 | 1333 | 1333 | N/A | Mb/s |
| | SFVC784 | Single rank component | 2400 | 2400 | 2133 | 2133 | 1866 | Mb/s |
| | | 1 rank DIMM ⁽²⁾⁽³⁾ | 2133 | 2133 | 1866 | 1866 | 1600 | Mb/s |
| DDR3 | All FFV packages and FBVB900 | Single rank component | 2133 | 2133 | 2133 | 2133 | 1866 | Mb/s |
| | | 1 rank DIMM ⁽²⁾⁽³⁾ | 1866 | 1866 | 1866 | 1866 | 1600 | Mb/s |
| | | 2 rank DIMM ⁽²⁾⁽⁵⁾ | 1600 | 1600 | 1600 | 1600 | 1333 | Mb/s |
| | | 4 rank DIMM ⁽²⁾⁽⁶⁾ | 1066 | 1066 | 1066 | 1066 | 800 | Mb/s |
| | SFVC784 | Single rank component | 1866 | 1866 | 1866 | 1866 | 1600 | Mb/s |
| | | 1 rank DIMM ⁽²⁾⁽³⁾ | 1600 | 1600 | 1600 | 1600 | 1600 | Mb/s |
| | | 2 rank DIMM ⁽²⁾⁽⁵⁾ | 1600 | 1600 | 1600 | 1600 | 1333 | Mb/s |
| | | 4 rank DIMM ⁽²⁾⁽⁶⁾ | 1066 | 1066 | 1066 | 1066 | 800 | Mb/s |

UltraRAM Switching Characteristics

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoC that include this memory.

Table 81: UltraRAM Switching Characteristics

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|--------------------------------|---|---|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| Maximum Frequency | | | | | | | |
| F _{MAX} | UltraRAM maximum frequency with OREG_B = True. | 650 | 600 | 575 | 500 | 481 | MHz |
| F _{MAX_ECC} | UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = True. | 450 | 400 | 386 | 325 | 315 | MHz |
| F _{MAX_NORPIPELINE} | UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = False. | 550 | 500 | 478 | 425 | 408 | MHz |
| T _{PW} ⁽¹⁾ | Minimum pulse width. | 650 | 700 | 730 | 800 | 832 | ps |
| T _{RSTPW} | Asynchronous reset minimum pulse width. One cycle required. | 1 clock cycle | | | | | |

Notes:

- The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

Input/Output Delay Switching Characteristics

Table 82: Input/Output Delay Switching Characteristics

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|--|---|---|----------------|-------------|-------------|-------------|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| F _{REFCLK} | REFCLK frequency for IDELAYCTRL (component mode). | 300 to 800 | | | | | MHz |
| | REFCLK frequency for BITSLICE_CONTROL (native mode). ⁽¹⁾ | 300 to 2666.67 | 300 to 2666.67 | 300 to 2400 | 300 to 2400 | 300 to 2133 | MHz |
| T _{MINPER_CLK} | Minimum period for IODELAY clock. | 3.195 | 3.195 | 3.195 | 3.195 | 3.195 | ns |
| T _{MINPER_RST} | Minimum reset pulse width. | 52.00 | | | | | ns |
| T _{IDELAY_RESOLUTION} / T _{ODELAY_RESOLUTION} | IDELAY/ODELAY chain resolution. | 2.1 to 12 | | | | | ps |

Notes:

- PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY_MODE = VCO_HALF, the minimum frequency is PLL_FVCOMIN/2.

Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in [Table 87](#) through [Table 89](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 87: Global Clock Input to Output Delay Without MMCM (Near Clock Region)

| Symbol | Description | Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---|--|--------|---|-------|------|-------|------|-------|
| | | | 0.90V | 0.85V | | 0.72V | | |
| | | | -3 | -2 | -1 | -2 | -1 | |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM. | | | | | | | | |
| T _{ICKOF} | Global clock input and output flip-flop <i>without</i> MMCM (near clock region). | XCZU2 | N/A | 4.90 | 5.28 | 5.35 | 5.61 | ns |
| | | XCZU3 | N/A | 4.90 | 5.28 | 5.35 | 5.61 | ns |
| | | XCZU4 | 4.89 | 5.83 | 6.36 | 6.00 | 6.79 | ns |
| | | XCZU5 | 4.89 | 5.83 | 6.36 | 6.00 | 6.79 | ns |
| | | XCZU6 | 5.00 | 5.91 | 6.35 | 6.66 | 7.09 | ns |
| | | XCZU7 | 5.39 | 6.54 | 7.01 | 7.16 | 7.62 | ns |
| | | XCZU9 | 5.00 | 5.91 | 6.35 | 6.66 | 7.09 | ns |
| | | XCZU11 | 5.82 | 6.96 | 7.61 | 7.19 | 8.36 | ns |
| | | XCZU15 | 5.15 | 6.09 | 6.55 | 6.90 | 7.38 | ns |
| | | XCZU17 | 5.72 | 6.90 | 7.40 | 7.62 | 8.07 | ns |
| | | XCZU19 | 5.72 | 6.90 | 7.40 | 7.62 | 8.07 | ns |

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 88: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

| Symbol | Description | Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|--|--|--------|---|-------|------|-------|------|-------|
| | | | 0.90V | 0.85V | | 0.72V | | |
| | | | -3 | -2 | -1 | -2 | -1 | |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM. | | | | | | | | |
| T _{ICKOF_FAR} | Global clock input and output flip-flop without MMCM (far clock region). | XCZU2 | N/A | 5.27 | 5.68 | 5.80 | 6.13 | ns |
| | | XCZU3 | N/A | 5.27 | 5.68 | 5.80 | 6.13 | ns |
| | | XCZU4 | 5.07 | 6.06 | 6.61 | 6.23 | 7.10 | ns |
| | | XCZU5 | 5.07 | 6.06 | 6.61 | 6.23 | 7.10 | ns |
| | | XCZU6 | 5.38 | 6.49 | 6.97 | 7.14 | 7.59 | ns |
| | | XCZU7 | 5.39 | 6.54 | 7.01 | 7.16 | 7.62 | ns |
| | | XCZU9 | 5.38 | 6.49 | 6.97 | 7.14 | 7.59 | ns |
| | | XCZU11 | 6.18 | 7.41 | 8.11 | 7.66 | 8.99 | ns |
| | | XCZU15 | 5.38 | 6.49 | 6.96 | 7.19 | 7.71 | ns |
| | | XCZU17 | 6.21 | 7.53 | 8.07 | 8.36 | 8.90 | ns |
| XCZU19 | 6.21 | 7.53 | 8.07 | 8.36 | 8.90 | ns | | |

Notes:


1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 89: Global Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---|--|--------|---|-------|------|-------|------|-------|
| | | | 0.90V | 0.85V | | 0.72V | | |
| | | | -3 | -2 | -1 | -2 | -1 | |
| SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM. | | | | | | | | |
| T _{ICKOFMMCMCC} | Global clock input and output flip-flop with MMCM. | XCZU2 | N/A | 2.22 | 2.43 | 2.96 | 2.94 | ns |
| | | XCZU3 | N/A | 2.22 | 2.43 | 2.96 | 2.94 | ns |
| | | XCZU4 | 2.47 | 2.47 | 2.78 | 3.04 | 3.35 | ns |
| | | XCZU5 | 2.47 | 2.47 | 2.78 | 3.04 | 3.35 | ns |
| | | XCZU6 | 2.15 | 2.15 | 2.36 | 2.86 | 2.86 | ns |
| | | XCZU7 | 2.32 | 2.32 | 2.57 | 3.06 | 3.13 | ns |
| | | XCZU9 | 2.15 | 2.15 | 2.36 | 2.86 | 2.86 | ns |
| | | XCZU11 | 2.64 | 2.64 | 2.96 | 3.25 | 3.55 | ns |
| | | XCZU15 | 2.18 | 2.18 | 2.38 | 2.88 | 2.90 | ns |
| | | XCZU17 | 2.44 | 2.44 | 2.66 | 3.19 | 3.17 | ns |
| XCZU19 | 2.44 | 2.44 | 2.66 | 3.19 | 3.17 | ns | | |


Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.



X16653-101316

Figure 3: Single-Ended Peak-to-Peak Voltage



X16639-101316

Figure 4: Differential Peak-to-Peak Voltage

Table 95 and Table 96 summarize the DC specifications of the GTH transceivers input and output clocks in Zynq UltraScale+ MPSoC. Consult the *UltraScale Architecture GTH Transceiver User Guide (UG576)* for further details.

Table 95: GTH Transceiver Clock Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|--|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage. | 250 | – | 2000 | mV |
| R_{IN} | Differential input resistance. | – | 100 | – | Ω |
| C_{EXT} | Required external AC coupling capacitor. | – | 10 | – | nF |

Table 96: GTH Transceiver Clock Output Level Specification

| Symbol | Description | Conditions | Min | Typ | Max | Units |
|-------------|--|--|-----|-----|-----|-------|
| V_{OL} | Output Low voltage for P and N. | $R_T = 100\Omega$ across P and N signals | 100 | – | 330 | mV |
| V_{OH} | Output High voltage for P and N. | $R_T = 100\Omega$ across P and N signals | 500 | – | 700 | mV |
| V_{DDOUT} | Differential output voltage. (P–N), P = High (N–P), N = High | $R_T = 100\Omega$ across P and N signals | 300 | – | 430 | mV |
| V_{CMOUT} | Common mode voltage. | $R_T = 100\Omega$ across P and N signals | 300 | – | 500 | mV |

Table 102: GTH Transceiver User Clock Switching Characteristics⁽¹⁾ (Cont'd)

| Symbol | Description | Data Width Conditions (Bit) | | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---------------------------|--|-----------------------------|--------------------|---|----------------------|----------------------|-------------------|-------------------|-------|
| | | | | 0.90V | 0.85V | | 0.72V | | |
| | | Internal Logic | Interconnect Logic | -3 ⁽²⁾ | -2 ⁽²⁾⁽³⁾ | -1 ⁽⁴⁾⁽⁵⁾ | -2 ⁽³⁾ | -1 ⁽⁵⁾ | |
| F _{TXOUTPROGDIV} | TXOUTCLK maximum frequency sourced from TXPROGDIVCLK | | | 511.719 | 511.719 | 511.719 | 511.719 | 511.719 | MHz |
| F _{RXOUTPROGDIV} | RXOUTCLK maximum frequency sourced from RXPROGDIVCLK | | | 511.719 | 511.719 | 511.719 | 511.719 | 511.719 | MHz |
| F _{TXIN} | TXUSRCLK ⁽⁶⁾ maximum frequency | 16 | 16, 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 32, 64 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 20 | 20, 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 40 | 40, 80 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| F _{RXIN} | RXUSRCLK ⁽⁶⁾ maximum frequency | 16 | 16, 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 32, 64 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 20 | 20, 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 40 | 40, 80 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| F _{TXIN2} | TXUSRCLK2 ⁽⁶⁾ maximum frequency | 16 | 16 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 16 | 32 | 255.859 | 255.859 | 195.313 | 195.313 | 161.133 | MHz |
| | | 32 | 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 64 | 255.859 | 255.859 | 195.313 | 195.313 | 161.133 | MHz |
| | | 20 | 20 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 20 | 40 | 204.688 | 204.688 | 156.250 | 156.250 | 128.906 | MHz |
| | | 40 | 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| F _{RXIN2} | RXUSRCLK2 ⁽⁶⁾ maximum frequency | 16 | 16 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 16 | 32 | 255.859 | 255.859 | 195.313 | 195.313 | 161.133 | MHz |
| | | 32 | 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 64 | 255.859 | 255.859 | 195.313 | 195.313 | 161.133 | MHz |
| | | 20 | 20 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 20 | 40 | 204.688 | 204.688 | 156.250 | 156.250 | 128.906 | MHz |
| | | 40 | 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 40 | 80 | 204.688 | 204.688 | 156.250 | 156.250 | 128.906 | MHz |

Notes:

1. Clocking must be implemented as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).
2. For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
3. For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when V_{CCINT} = 0.85V or 6.25 Gb/s when V_{CCINT} = 0.72V.
4. For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
5. For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when V_{CCINT} = 0.85V or 5.15625 Gb/s when V_{CCINT} = 0.72V.
6. When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).

Table 103: GTH Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|----------------------------|--|--------------------------|-------|-----|---------------------|-------|
| F _{GTHTX} | Serial data rate range | | 0.500 | – | F _{GTHMAX} | Gb/s |
| T _{RTX} | TX rise time | 20%–80% | – | 21 | – | ps |
| T _{FTX} | TX fall time | 80%–20% | – | 21 | – | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | – | – | 500.00 | ps |
| T _{J16.375} | Total jitter ⁽²⁾⁽⁴⁾ | 16.375 Gb/s | – | – | 0.28 | UI |
| D _{J16.375} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J15.0} | Total jitter ⁽²⁾⁽⁴⁾ | 15.0 Gb/s | – | – | 0.28 | UI |
| D _{J15.0} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.1 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.025 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J13.1} | Total jitter ⁽²⁾⁽⁴⁾ | 13.1 Gb/s | – | – | 0.28 | UI |
| D _{J13.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.28 | UI |
| D _{J12.5_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.33 | UI |
| D _{J12.5_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J11.3_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 11.3 Gb/s | – | – | 0.28 | UI |
| D _{J11.3_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.28 | UI |
| D _{J10.3125_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.33 | UI |
| D _{J10.3125_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.28 | UI |
| D _{J9.953_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.33 | UI |
| D _{J9.953_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J8.0} | Total jitter ⁽³⁾⁽⁴⁾ | 8.0 Gb/s | – | – | 0.32 | UI |
| D _{J8.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J6.6} | Total jitter ⁽³⁾⁽⁴⁾ | 6.6 Gb/s | – | – | 0.30 | UI |
| D _{J6.6} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J5.0} | Total jitter ⁽³⁾⁽⁴⁾ | 5.0 Gb/s | – | – | 0.30 | UI |
| D _{J5.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J4.25} | Total jitter ⁽³⁾⁽⁴⁾ | 4.25 Gb/s | – | – | 0.30 | UI |
| D _{J4.25} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J4.0} | Total jitter ⁽³⁾⁽⁴⁾ | 4.0 Gb/s | – | – | 0.32 | UI |
| D _{J4.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.16 | UI |
| T _{J3.20} | Total jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁵⁾ | – | – | 0.20 | UI |
| D _{J3.20} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.10 | UI |

Table 105: GTH Transceiver Protocol List

| Protocol | Specification | Serial Rate (Gb/s) | Electrical Compliance |
|-------------------------------|--|--------------------|-----------------------|
| CAUI-10 | IEEE 802.3-2012 | 10.3125 | Compliant |
| nPPI | IEEE 802.3-2012 | 10.3125 | Compliant |
| 10GBASE-KR ⁽¹⁾ | IEEE 802.3-2012 | 10.3125 | Compliant |
| 40GBASE-KR | IEEE 802.3-2012 | 10.3125 | Compliant |
| SFP+ | SFF-8431 (SR and LR) | 9.95328–11.10 | Compliant |
| XFP | INF-8077i, revision 4.5 | 10.3125 | Compliant |
| RXAUI | CEI-6G-SR | 6.25 | Compliant |
| XAUI | IEEE 802.3-2012 | 3.125 | Compliant |
| 1000BASE-X | IEEE 802.3-2012 | 1.25 | Compliant |
| 5.0G Ethernet | IEEE 802.3bx (PAR) | 5 | Compliant |
| 2.5G Ethernet | IEEE 802.3bx (PAR) | 2.5 | Compliant |
| HiGig, HiGig+, HiGig2 | IEEE 802.3-2012 | 3.74, 6.6 | Compliant |
| OTU2 | ITU G.8251 | 10.709225 | Compliant |
| OTU4 (OTL4.10) | OIF-CEI-11G-SR | 11.180997 | Compliant |
| OC-3/12/48/192 | GR-253-CORE | 0.1555–9.956 | Compliant |
| TFI-5 | OIF-TFI5-0.1.0 | 2.488 | Compliant |
| Interlaken | OIF-CEI-6G, OIF-CEI-11G-SR | 4.25–12.5 | Compliant |
| PCIe Gen1, 2, 3 | PCI Express base 3.0 | 2.5, 5.0, and 8.0 | Compliant |
| SDI ⁽²⁾ | SMPTE 424M-2006 | 0.27–2.97 | Compliant |
| UHD-SDI ⁽²⁾ | SMPTE ST-2081 6G, SMPTE ST-2082 12G | 6 and 12 | Compliant |
| Hybrid memory cube (HMC) | HMC-15G-SR | 10, 12.5, and 15.0 | Compliant |
| MoSys Bandwidth Engine | CEI-11-SR and CEI-11-SR (overclocked) | 10.3125, 15.5 | Compliant |
| CPRI | CPRI_v_6_1_2014-07-01 | 0.6144–12.165 | Compliant |
| HDMI ⁽²⁾ | HDMI 2.0 | All | Compliant |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125 | Compliant |
| JESD204a/b | OIF-CEI-6G, OIF-CEI-11G | 3.125–12.5 | Compliant |
| Serial RapidIO | RapidIO specification 3.1 | 1.25–10.3125 | Compliant |
| DisplayPort ⁽²⁾ | DP 1.2B CTS | 1.62–5.4 | Compliant |
| Fibre channel | FC-PI-4 | 1.0625–14.025 | Compliant |
| SATA Gen1, 2, 3 | Serial ATA revision 3.0 specification | 1.5, 3.0, and 6.0 | Compliant |
| SAS Gen1, 2, 3 | T10/BSR INCITS 519 | 3.0, 6.0, and 12.0 | Compliant |
| SFI-5 | OIF-SFI5-01.0 | 0.625–12.5 | Compliant |
| Aurora | CEI-6G, CEI-11G-LR | up to 11.180997 | Compliant |

Notes:

1. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
2. This protocol requires external circuitry to achieve compliance.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.