



Welcome to [E-XFL.COM](http://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™ -R5 with CoreSight™
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	533MHz, 1.3GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 256K+ Logic Cells
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	784-BFBGA, FCBGA
Supplier Device Package	784-FCBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xczu5cg-l2sfvc784e

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

Symbol	Description	Min	Typ	Max	Units
$V_{CCO}^{(8)}$	Supply voltage for HD I/O banks.	1.140	–	3.400	V
	Supply voltage for HP I/O banks.	0.950	–	1.900	V
$V_{CCAUX_IO}^{(9)}$	Auxiliary I/O supply voltage.	1.746	1.800	1.854	V
$V_{IN}^{(10)}$	I/O input voltage.	-0.200	–	$V_{CCO} + 0.200$	V
$I_{IN}^{(11)}$	Maximum current through any PL or PS pin in a powered or unpowered bank when forward biasing the clamp diode.	–	–	10	mA
GTH or GTY Transceiver					
$V_{MGTAVCC}^{(12)}$	Analog supply voltage for the GTH or GTY transceiver.	0.873	0.900	0.927	V
$V_{MGTAVTT}^{(12)}$	Analog supply voltage for the GTH or GTY transmitter and receiver termination circuits.	1.164	1.200	1.236	V
$V_{MGTVCCAUX}^{(12)}$	Auxiliary analog QPLL voltage supply for the transceivers.	1.746	1.800	1.854	V
$V_{MGTAVTRCAL}^{(12)}$	Analog supply voltage for the resistor calibration circuit of the GTH or GTY transceiver column.	1.164	1.200	1.236	V
VCU					
V_{CCINT_VCU}	Internal supply voltage for the VCU.	0.825	0.850	0.876	V
	For -1LI and -2LE ($V_{CCINT} = 0.72V$) devices: Internal supply voltage for the VCU.	0.825	0.850	0.876	V
	For -3E devices: Internal supply voltage for the VCU.	0.873	0.900	0.927	V

Table 4: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ ⁽¹⁾	Max	Units
Differential termination	Programmable differential termination (TERM_100) for HP I/O banks.	-35%	100	+35%	Ω
n	Temperature diode ideality factor.	-	1.026	-	-
r	Temperature diode series resistance.	-	2	-	Ω

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. For HP I/O banks with a V_{CCO} of 1.8V and separated V_{CCO} and V_{CCAUX_IO} power supplies, the I_L maximum current is 70 μA.
3. This measurement represents the die capacitance at the pad, not including the package.
4. Maximum value specified for worst case process at 25°C.
5. I_{CC_PSBATT} is measured when the battery-backed RAM (BBRAM) is enabled.
6. Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).
7. If VRP resides at a different bank (DCI cascade), the range increases to ±15%.
8. VRP resistor tolerance is (240Ω ±1%)
9. On-die input termination resistance, for more information see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Table 5: PS MIO Pull-up and Pull-down Current

Symbol	Description	Min	Max	Units
I_{RPU}	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO_PSMIO} = 3.3V$.	20	80	μA
	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO_PSMIO} = 2.5V$.	20	80	μA
	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO_PSMIO} = 1.8V$.	15	65	μA
I_{RPD}	Pad pull-down (when selected) at $V_{IN} = 3.3V$.	20	80	μA
	Pad pull-down (when selected) at $V_{IN} = 2.5V$.	20	80	μA
	Pad pull-down (when selected) at $V_{IN} = 1.8V$.	15	65	μA

Power Supply Sequencing

PS Power-On/Off Power Supply Sequencing

The low-power domain (LPD) must operate before the full-power domain (FPD) can function. The low-power and full-power domains can be powered simultaneously. The PS_POR_B input must be asserted to GND during the power-on sequence (see [Table 37](#)). The FPD (when used) must be powered before PS_POR_B is released.

To achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-on sequence for the low-power domain (LPD) is listed. The recommended power-off sequence is the reverse of the power-on sequence.

1. $V_{CC_PSINTLP}$
2. V_{CC_PSAUX} , V_{CC_PSADC} , and V_{CC_PSPLL} in any order or simultaneously.
3. V_{CCO_PSIO}

To achieve minimum current draw and ensure that the I/Os are 3-stated at power-on, the recommended power-on sequence for the full-power domain (FPD) is listed. The recommended power-off sequence is the reverse of the power-on sequence.

1. $V_{CC_PSINTFP}$ and $V_{CC_PSINTFP_DDR}$ driven from the same supply source.
2. $V_{PS_MGTRAVCC}$ and $V_{CC_PSDDR_PLL}$ in any order or simultaneously.
3. $V_{PS_MGTRAVTT}$ and V_{CCO_PSDDR} in any order or simultaneously.

PL Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , $V_{CCINT_IO}/V_{CCBRAM}/V_{CCINT_VCU}$, V_{CCAUX}/V_{CCAUX_IO} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCINT_IO}/V_{CCBRAM} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCINT_IO} must be connected to V_{CCBRAM} . If V_{CCAUX}/V_{CCAUX_IO} and V_{CCO} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCAUX} and V_{CCAUX_IO} must be connected together. V_{CCADC} and V_{REF} can be powered at any time and have no power-up sequencing requirements.

The recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVTT}$ OR $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTAVCCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

PL I/O Levels

Table 14: SelectIO DC Input and Output Levels For HD I/O Banks⁽¹⁾⁽²⁾⁽³⁾

I/O Standard	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	8.0	-8.0
HSTL_I_18	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	8.0	-8.0
HSUL_12	-0.300	V _{REF} - 0.130	V _{REF} + 0.130	V _{CCO} + 0.300	20% V _{CCO}	80% V _{CCO}	0.1	-0.1
LVCMOS12	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVCMOS15	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.450	V _{CCO} - 0.450	Note 5	Note 5
LVCMOS18	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.450	V _{CCO} - 0.450	Note 5	Note 5
LVCMOS25	-0.300	0.700	1.700	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	Note 5	Note 5
LVCMOS33	-0.300	0.800	2.000	3.400	0.400	V _{CCO} - 0.400	Note 5	Note 5
LVTTL	-0.300	0.800	2.000	3.400	0.400	2.400	Note 5	Note 5
SSTL12	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	14.25	-14.25
SSTL135	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	8.9	-8.9
SSTL135_II	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	13.0	-13.0
SSTL15	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 - 0.175	V _{CCO} /2 + 0.175	8.9	-8.9
SSTL15_II	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 - 0.175	V _{CCO} /2 + 0.175	13.0	-13.0
SSTL18_I	-0.300	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCO} + 0.300	V _{CCO} /2 - 0.470	V _{CCO} /2 + 0.470	8.0	-8.0
SSTL18_II	-0.300	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCO} + 0.300	V _{CCO} /2 - 0.600	V _{CCO} /2 + 0.600	13.4	-13.4
MIPI_DPHY_DCI_LP ⁽⁶⁾	-0.300	0.550	0.880	V _{CCO} + 0.300	0.050	1.100	0.01	-0.01

Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
- Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.
- Low-power option for MIPI_DPHY_DCI.

Table 37: PS Reset Assertion Timing Requirements

Symbol	Description	Min	Typ	Max	Units
T _{PSPOR}	Required PS_POR_B assertion time. ⁽¹⁾	10	–	–	μs
T _{PSRST}	Required PS_SRST_B assertion time.	3	–	–	PS_REF_CLK Clock Cycles

Notes:

1. PS_POR_B must be asserted Low at power-up and continue to be asserted for a duration of T_{PSPOR} after all the PS supply voltages reach minimum levels. PS_POR_B must be asserted Low for the duration of T_{POR} when the PS and PL power-up at the same time and the application uses both the PS and PL after power-up.

Table 38: PS Clocks Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F _{TOPSW_MAINMAX}	TOPSW_MAIN maximum frequency.	600	533	533	MHz
F _{TOPSW_LSBUSMAX}	TOPSW_LSBUS maximum frequency.	100	100	100	MHz
F _{GDMAMAX}	FPD-DMA maximum frequency.	600	600	600	MHz
F _{DPDMAMAX}	DisplayPort DMA maximum frequency.	600	600	600	MHz
F _{LPD_SWITCH_CTRLMAX}	LPD_SWITCH_CTRL maximum frequency.	600	500	500	MHz
F _{LPD_LSBUS_CTRLMAX}	LPD_LSBUS_CTRL maximum frequency.	100	100	100	MHz
F _{ADMAMAX}	LPD-DMA maximum frequency.	600	500	500	MHz
F _{APLL_TO_LPDMAX}	APLL_TO_LPD maximum frequency.	533	533	533	MHz
F _{DPLL_TO_LPDMAX}	DPLL_TO_LPD maximum frequency.	533	533	533	MHz
F _{VPLL_TO_LPDMAX}	VPLL_TO_LPD maximum frequency.	533	533	533	MHz
F _{IOPLLU_TO_LPDMAX}	IOPLLU_TO_LPD maximum frequency.	533	533	533	MHz
F _{RPLL_TO_FPDMAX}	RPLL_TO_FPD maximum frequency.	533	533	533	MHz

PS eMMC Standard Interface

Table 46: eMMC Standard Interface⁽¹⁾

Symbol	Description	Min	Max	Units
eMMC Standard Interface				
T _{DCEMMCHSCLK}	eMMC clock duty cycle.	45	55	%
T _{E姚MCHSCKO}	Clock to output delay, all outputs.	-2.0	4.5	ns
T _{E姚MCHSDCK}	Input setup time, all inputs.	2.0	-	ns
T _{E姚MCHSCKD}	Input hold time, all inputs.	2.0	-	ns
F _{E姚MCHSCLK}	eMMC clock frequency.	-	25	MHz
eMMC High-Speed SDR Interface				
T _{DCEMMCHSCLK}	eMMC high-speed SDR clock duty cycle.	45	55	%
T _{E姚MCHSCKO}	Clock to output delay, all outputs. ⁽²⁾	3.2	16.8	ns
T _{E姚MCHSDIVW}	Input valid data window. ⁽³⁾	0.4	-	UI
F _{E姚MCHSCLK}	eMMC high speed SDR clock frequency.	-	50	MHz
eMMC High-Speed DDR Interface				
T _{DCEMMCDRCLK}	eMMC high-speed DDR clock duty cycle.	45	55	%
T _{E姚MCDRSCKO1}	Data clock to output delay. ⁽²⁾	2.7	7.3	ns
T _{E姚MCSDRIVW}	Input valid data window. ⁽³⁾	3.5	-	ns
T _{E姚MCDDRCKO2}	Command clock to output delay.	3.2	16	ns
T _{E姚MCDDRCK2}	Command input setup time.	3.9	-	ns
T _{E姚MCDDRCKD2}	Command input hold time.	2.5	-	ns
F _{E姚MCDDRCLK}	eMMC high-speed DDR clock frequency.	-	50	MHz
eMMC HS200 Interface				
T _{DCEMMCHS200CLK}	eMMC HS200 clock duty cycle.	40	60	%
T _{E姚MCHS200CKO}	Clock to output delay, all outputs. ⁽²⁾	1.0	3.4	ns
T _{E姚MCSDRIVW}	Input valid data window. ⁽³⁾	0.4	-	UI
F _{E姚MCHS200CLK}	eMMC HS200 clock frequency.	-	200	MHz

Notes:

1. The test conditions for eMMC standard mode use an 8 mA drive strength, fast slew rate, and a 30 pF load. For eMMC high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other eMMC modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

PS I2C Controller Interface

Table 47: I2C Interface⁽¹⁾

Symbol	Description	Min	Max	Units
I2C Fast-mode Interface				
T _{I2CFCKL}	SCL Low time.	1.3	–	μs
T _{I2CFCKH}	SCL High time.	0.6	–	μs
T _{I2CFCKO}	SDA clock to out delay.	–	900	ns
T _{I2CFDCK}	SDA input setup time.	100	–	ns
F _{I2CFCLK}	SCL clock frequency.	–	400	KHz
I2C Standard-mode Interface				
T _{I2CSCKL}	SCL Low time.	4.7	–	μs
T _{I2CSCKH}	SCL High time.	4.0	–	μs
T _{I2CSCKO}	SDA clock to out delay.	–	3450	ns
T _{I2CSDCK}	SDA input setup time.	250	–	ns
F _{I2CSCLK}	SCL clock frequency.	–	100	KHz

Notes:

1. The test conditions are configured to the LVC MOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 61: PS-GTR Transceiver Reference Clock Oscillator Selection Phase Noise Mask

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
PLL _{REFCLKMASK}	PLL reference clock select phase noise mask at REFCLK frequency = 25 MHz.	100	–	–	-102	dBc/Hz
		1 KHz	–	–	-124	
		10 KHz	–	–	-132	
		100 KHz	–	–	-139	
		1 MHz	–	–	-152	
		10 MHz	–	–	-154	
	PLL reference clock select phase noise mask at REFCLK frequency = 50 MHz.	100	–	–	-96	dBc/Hz
		1 KHz	–	–	-118	
		10 KHz	–	–	-126	
		100 KHz	–	–	-133	
		1 MHz	–	–	-146	
		10 MHz	–	–	-148	
	PLL reference clock select phase noise mask at REFCLK frequency = 100 MHz.	100	–	–	-90	dBc/Hz
		1 KHz	–	–	-112	
		10 KHz	–	–	-120	
		100 KHz	–	–	-127	
		1 MHz	–	–	-140	
		10 MHz	–	–	-142	
	PLL reference clock select phase noise mask at REFCLK frequency = 125 MHz.	100	–	–	-88	dBc/Hz
		1 KHz	–	–	-110	
		10 KHz	–	–	-118	
		100 KHz	–	–	-125	
		1 MHz	–	–	-138	
		10 MHz	–	–	-140	
	PLL reference clock select phase noise mask at REFCLK frequency = 150 MHz.	100	–	–	-86	dBc/Hz
		1 KHz	–	–	-108	
		10 KHz	–	–	-116	
		100 KHz	–	–	-123	
		1 MHz	–	–	-136	
		10 MHz	–	–	-138	

Notes:

- For reference clock frequencies not in this table, use the phase noise mask for the nearest reference clock frequency.

Table 62: PS-GTR Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTRTX}	Serial data rate range.		1.25	–	6.0	Gb/s
T _{RTX}	TX rise time.	20%–80%	–	65	–	ps
T _{FTX}	TX fall time.	80%–20%	–	65	–	ps

Table 63: PS-GTR Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTRRX}	Serial data rate.		1.25	–	6	Gb/s
RX _{SST}	Receiver spread-spectrum tracking.	Modulated at 33 KHz	–5000	–	0	ppm
RX _{PPMTOL}	Data/REFCLK PPM offset tolerance.	All data rates	–350	–	350	ppm

Table 64: PCI Express Protocol Characteristics (PS-GTR Transceivers)⁽¹⁾

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
PCI Express Transmitter Jitter Generation					
PCI Express Gen 1	Total transmitter jitter.	2500	–	0.25	UI
PCI Express Gen 2	Total transmitter jitter.	5000	–	0.25	UI
PCI Express Receiver High Frequency Jitter Tolerance					
PCI Express Gen 1	Total receiver jitter tolerance.	2500	0.65	–	UI
PCI Express Gen 2 ⁽²⁾	Receiver inherent timing error.	5000	0.4	–	UI
	Receiver inherent deterministic timing error.	5000	0.3	–	UI

Notes:

1. Tested per card electromechanical (CEM) methodology.
2. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20 dB/decade.

Table 65: Serial ATA (SATA) Protocol Characteristics (PS-GTR Transceivers)

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
Serial ATA Transmitter Jitter Generation					
SATA Gen 1	Total transmitter jitter.	1500	–	0.37	UI
SATA Gen 2	Total transmitter jitter.	3000	–	0.37	UI
SATA Gen 3	Total transmitter jitter.	6000	–	0.52	UI
Serial ATA Receiver High Frequency Jitter Tolerance					
SATA Gen 1	Total receiver jitter tolerance.	1500	0.27	–	UI
SATA Gen 2	Total receiver jitter tolerance.	3000	0.27	–	UI
SATA Gen 2	Total receiver jitter tolerance.	6000	0.16	–	UI

Table 66: DisplayPort Protocol Characteristics (PS-GTR Transceivers)⁽¹⁾

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
DisplayPort Transmitter Jitter Generation					
RBR	Total transmitter jitter.	1620	–	0.42	UI
HBR	Total transmitter jitter.	2700	–	0.42	UI
HBR2 D10.2	Total transmitter jitter.	5400	–	0.40	UI
HBR2 CPAT	Total transmitter jitter.	5400	–	0.58	UI

Notes:

1. Only the transmitter is supported.

Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standards	T _{INBUF_DELAY_PAD_I}					T _{OUTBUF_DELAY_O_PAD}					T _{OUTBUF_DELAY_TD_PAD}					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
SSTL135_DCI_S	0.366	0.366	0.399	0.366	0.399	0.746	0.746	0.799	0.746	0.799	0.829	0.829	0.893	0.829	0.893	ns
SSTL135_F	0.378	0.378	0.399	0.378	0.399	0.408	0.408	0.428	0.408	0.428	0.528	0.528	0.561	0.528	0.561	ns
SSTL135_M	0.378	0.378	0.399	0.378	0.399	0.555	0.555	0.585	0.555	0.585	0.641	0.641	0.679	0.641	0.679	ns
SSTL135_S	0.378	0.378	0.399	0.378	0.399	0.772	0.772	0.823	0.772	0.823	0.827	0.827	0.878	0.827	0.878	ns
SSTL15_DCI_F	0.402	0.402	0.417	0.402	0.417	0.412	0.412	0.429	0.412	0.429	0.531	0.531	0.563	0.531	0.563	ns
SSTL15_DCI_M	0.402	0.402	0.417	0.402	0.417	0.553	0.553	0.583	0.553	0.583	0.645	0.645	0.685	0.645	0.685	ns
SSTL15_DCI_S	0.402	0.402	0.417	0.402	0.417	0.768	0.768	0.822	0.768	0.822	0.847	0.847	0.912	0.847	0.912	ns
SSTL15_F	0.371	0.371	0.400	0.371	0.400	0.408	0.408	0.428	0.408	0.428	0.530	0.530	0.556	0.530	0.556	ns
SSTL15_M	0.371	0.371	0.400	0.371	0.400	0.554	0.554	0.585	0.554	0.585	0.639	0.639	0.677	0.639	0.677	ns
SSTL15_S	0.371	0.371	0.400	0.371	0.400	0.767	0.767	0.817	0.767	0.817	0.813	0.813	0.867	0.813	0.867	ns
SSTL18_I_DCI_F	0.329	0.329	0.336	0.329	0.336	0.445	0.445	0.461	0.445	0.461	0.566	0.566	0.595	0.566	0.595	ns
SSTL18_I_DCI_M	0.329	0.329	0.336	0.329	0.336	0.554	0.554	0.585	0.554	0.585	0.644	0.644	0.683	0.644	0.683	ns
SSTL18_I_DCI_S	0.329	0.329	0.336	0.329	0.336	0.762	0.762	0.818	0.762	0.818	0.837	0.837	0.899	0.837	0.899	ns
SSTL18_I_F	0.316	0.316	0.337	0.316	0.337	0.454	0.454	0.476	0.454	0.476	0.578	0.578	0.608	0.578	0.608	ns
SSTL18_I_M	0.316	0.316	0.337	0.316	0.337	0.571	0.571	0.603	0.571	0.603	0.652	0.652	0.692	0.652	0.692	ns
SSTL18_I_S	0.316	0.316	0.337	0.316	0.337	0.782	0.782	0.835	0.782	0.835	0.816	0.816	0.870	0.816	0.870	ns
SUB_LVDS	0.539	0.539	0.620	0.539	0.620	0.660	0.660	0.692	0.660	0.692	969.863	969.863	969.863	969.863	969.863	ns

IOB 3-state Output Switching Characteristics

Table 77 specifies the values of T_{OUTBUF_DELAY_TE_PAD} and T_{INBUF_DELAY_IBUFDIS_O}. T_{OUTBUF_DELAY_TE_PAD} is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T_{INBUF_DELAY_IBUFDIS_O} is the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T_{OUTBUF_DELAY_TE_PAD} when the DCITERMDISABLE pin is used. In HD I/O banks, the internal IN_TERM termination turn-off time is always faster than T_{OUTBUF_DELAY_TE_PAD} when the INTERMDISABLE pin is used.

Table 77: IOB 3-state Output Switching Characteristics

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages					Units
		0.90V		0.85V		0.72V	
		-3	-2	-1	-2	-1	
T _{OUTBUF_DELAY_TE_PAD}	T input to pad high-impedance for HD I/O banks	6.318	6.318	6.369	6.318	6.369	ns
	T input to pad high-impedance for HP I/O banks	5.330	5.330	5.341	5.330	5.341	ns
T _{INBUF_DELAY_IBUFDIS_O}	IBUF turn-on time from IBUFDISABLE to O output for HD I/O banks	2.266	2.266	2.430	2.266	2.430	ns
	IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks	0.936	0.936	1.037	0.936	1.037	ns

UltraRAM Switching Characteristics

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoC that include this memory.

Table 81: UltraRAM Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
Maximum Frequency								
F_{MAX}	UltraRAM maximum frequency with OREG_B = True.	650	600	575	500	481	MHz	
F_{MAX_ECC}	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = True.	450	400	386	325	315	MHz	
$F_{MAX_NORPIPELINE}$	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = False.	550	500	478	425	408	MHz	
$T_{PW}^{(1)}$	Minimum pulse width.	650	700	730	800	832	ps	
T_{RSTPW}	Asynchronous reset minimum pulse width. One cycle required.	1 clock cycle						

Notes:

1. The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

Input/Output Delay Switching Characteristics

Table 82: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
F_{REFCLK}	REFCLK frequency for IDELAYCTRL (component mode).	300 to 800					MHz	
	REFCLK frequency for BITSLICE_CONTROL (native mode). ⁽¹⁾	300 to 2666.67	300 to 2666.67	300 to 2400	300 to 2400	300 to 2133	MHz	
T_{MINPER_CLK}	Minimum period for IODELAY clock.	3.195	3.195	3.195	3.195	3.195	ns	
T_{MINPER_RST}	Minimum reset pulse width.	52.00					ns	
$T_{IDELAY_RESOLUTION}/T_{ODELAY_RESOLUTION}$	IDELAY/ODELAY chain resolution.	2.1 to 12					ps	

Notes:

1. PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY_MODE = VCO_HALF, the minimum frequency is PLL_FVCOMIN/2.

DSP48 Slice Switching Characteristics

Table 83: DSP48 Slice Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
Maximum Frequency								
F_{MAX}	With all registers used.	891	775	645	644	600	MHz	
F_{MAX_PATDET}	With pattern detector.	794	687	571	562	524	MHz	
$F_{MAX_MULT_NOMREG}$	Two register multiply without MREG.	635	544	456	440	413	MHz	
$F_{MAX_MULT_NOMREG_PATDET}$	Two register multiply without MREG with pattern detect.	577	492	410	395	371	MHz	
$F_{MAX_PREADD_NOADREG}$	Without ADREG.	655	565	468	453	423	MHz	
$F_{MAX_NOPIPELINEREG}$	Without pipeline registers (MREG, ADREG).	483	410	338	323	304	MHz	
$F_{MAX_NOPIPELINEREG_PATDET}$	Without pipeline registers (MREG, ADREG) with pattern detect.	448	379	314	299	280	MHz	

Clock Buffers and Networks

Table 84: Clock Buffers Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
Global Clock Switching Characteristics (Including BUFGCTRL)								
F_{MAX}	Maximum frequency of a global clock tree (BUFG).	891	775	667	725	667	MHz	
Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)								
F_{MAX}	Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV).	891	775	667	725	667	MHz	
Global Clock Buffer with Clock Enable (BUFGCE)								
F_{MAX}	Maximum frequency of a global clock buffer with clock enable (BUFGCE).	891	775	667	725	667	MHz	
Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)								
F_{MAX}	Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF).	891	775	667	725	667	MHz	
GTH or GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)								
F_{MAX}	Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability.	512	512	512	512	512	MHz	

Table 88: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.									
TICKOF_FAR	Global clock input and output flip-flop without MMCM (far clock region).	XCZU2	N/A	5.27	5.68	5.80	6.13	ns	
		XCZU3	N/A	5.27	5.68	5.80	6.13	ns	
		XCZU4	5.07	6.06	6.61	6.23	7.10	ns	
		XCZU5	5.07	6.06	6.61	6.23	7.10	ns	
		XCZU6	5.38	6.49	6.97	7.14	7.59	ns	
		XCZU7	5.39	6.54	7.01	7.16	7.62	ns	
		XCZU9	5.38	6.49	6.97	7.14	7.59	ns	
		XCZU11	6.18	7.41	8.11	7.66	8.99	ns	
		XCZU15	5.38	6.49	6.96	7.19	7.71	ns	
		XCZU17	6.21	7.53	8.07	8.36	8.90	ns	
		XCZU19	6.21	7.53	8.07	8.36	8.90	ns	

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 89: Global Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM.									
TICKOFMMCMCC	Global clock input and output flip-flop with MMCM.	XCZU2	N/A	2.22	2.43	2.96	2.94	ns	
		XCZU3	N/A	2.22	2.43	2.96	2.94	ns	
		XCZU4	2.47	2.47	2.78	3.04	3.35	ns	
		XCZU5	2.47	2.47	2.78	3.04	3.35	ns	
		XCZU6	2.15	2.15	2.36	2.86	2.86	ns	
		XCZU7	2.32	2.32	2.57	3.06	3.13	ns	
		XCZU9	2.15	2.15	2.36	2.86	2.86	ns	
		XCZU11	2.64	2.64	2.96	3.25	3.55	ns	
		XCZU15	2.18	2.18	2.38	2.88	2.90	ns	
		XCZU17	2.44	2.44	2.66	3.19	3.17	ns	
		XCZU19	2.44	2.44	2.66	3.19	3.17	ns	

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Device Pin-to-Pin Input Parameter Guidelines

The pin-to-pin numbers in [Table 90](#) and [Table 91](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 90: Global Clock Input Setup and Hold With 3.3V HD I/O without MMCM

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages					Units	
			0.90V	0.85V	0.72V	-3	-2		
			-3	-2	-1	-2	-1		
Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard. (1)(2)(3)									
T_{PSFD_ZU2}	Global clock input and input flip-flop (or latch) without MMCM.	Setup	XCUZ2	N/A	2.27	2.37	2.55	2.64	ns
T_{PHFD_ZU2}		Hold			-0.36	-0.36	-0.14	-0.14	ns
T_{PSFD_ZU3}		Setup	XCUZ3	N/A	2.27	2.37	2.55	2.64	ns
T_{PHFD_ZU3}		Hold			-0.36	-0.36	-0.14	-0.14	ns
T_{PSFD_ZU4}		Setup	XCUZ4	1.28	2.01	2.07	2.59	2.59	ns
T_{PHFD_ZU4}		Hold			-0.28	-0.28	-0.09	-0.09	ns
T_{PSFD_ZU5}		Setup	XCUZ5	1.28	2.01	2.07	2.59	2.59	ns
T_{PHFD_ZU5}		Hold			-0.28	-0.28	-0.09	-0.09	ns
T_{PSFD_ZU6}		Setup	XCUZ6	0.96	1.79	1.86	1.93	2.02	ns
T_{PHFD_ZU6}		Hold			-0.05	-0.05	-0.05	0.27	0.42
T_{PSFD_ZU7}		Setup	XCUZ7	1.43	2.32	2.42	2.60	2.69	ns
T_{PHFD_ZU7}		Hold			-0.40	-0.40	-0.21	-0.21	ns
T_{PSFD_ZU9}		Setup	XCUZ9	0.96	1.79	1.86	1.93	2.02	ns
T_{PHFD_ZU9}		Hold			-0.05	-0.05	-0.05	0.27	0.42
T_{PSFD_ZU11}		Setup	XCUZ11	1.28	2.01	2.07	2.59	2.59	ns
T_{PHFD_ZU11}		Hold			-0.29	-0.29	-0.09	0.19	ns
T_{PSFD_ZU15}		Setup	XCUZ15	0.96	1.79	1.85	1.92	2.01	ns
T_{PHFD_ZU15}		Hold			-0.04	-0.04	-0.04	0.27	0.43
T_{PSFD_ZU17}		Setup	XCUZ17	1.41	2.29	2.38	2.57	2.65	ns
T_{PHFD_ZU17}		Hold			-0.38	-0.38	-0.19	-0.19	ns
T_{PSFD_ZU19}		Setup	XCUZ19	1.41	2.29	2.38	2.57	2.65	ns
T_{PHFD_ZU19}		Hold			-0.38	-0.38	-0.19	-0.19	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

GTY Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) for further information.

Table 109: GTY Transceiver Performance

Symbol	Description	Output Divider	Speed Grade and V _{CCINT} Operating Voltages								Units	
			0.90V		0.85V			0.72V				
			-3	-2	-1	-2	-1					
F _{GTYMAX}	GTY maximum line rate		32.75		28.21		25.7813		28.21		12.5 Gb/s	
F _{GTYMIN}	GTY minimum line rate		0.5		0.5		0.5		0.5		0.5 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{GTYCRANGE}	CPLL line rate range ⁽¹⁾	1	4.0	12.5	4.0	12.5	4.0	8.5	4.0	12.5	4.0 Gb/s	
		2	2.0	6.25	2.0	6.25	2.0	4.25	2.0	6.25	2.0 Gb/s	
		4	1.0	3.125	1.0	3.125	1.0	2.125	1.0	3.125	1.0 Gb/s	
		8	0.5	1.5625	0.5	1.5625	0.5	1.0625	0.5	1.5625	0.5 Gb/s	
		16	N/A								Gb/s	
		32	N/A								Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{GTYQRANGE1}	QPLL0 line rate range ⁽²⁾	1	19.6	32.75	19.6	28.21	19.6	25.7813	19.6	28.21	N/A Gb/s	
		1	9.8	16.375	9.8	16.375	9.8	12.5	9.8	16.375	9.8 Gb/s	
		2	4.9	8.1875	4.9	8.1875	4.9	8.1875	4.9	8.1875	4.9 Gb/s	
		4	2.45	4.0938	2.45	4.0938	2.45	4.0938	2.45	4.0938	2.45 Gb/s	
		8	1.225	2.0469	1.225	2.0469	1.225	2.0469	1.225	2.0469	1.225 Gb/s	
		16	0.6125	1.0234	0.6125	1.0234	0.6125	1.0234	0.6125	1.0234	0.6125 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{GTYQRANGE2}	QPLL1 line rate range ⁽³⁾	1	16.0	26.0	16.0	26.0	19.6	25.7813	16.0	26.0	N/A Gb/s	
		1	8.0	13.0	8.0	13.0	8.0	12.5	8.0	13.0	8.0 Gb/s	
		2	4.0	6.5	4.0	6.5	4.0	6.5	4.0	6.5	4.0 Gb/s	
		4	2.0	3.25	2.0	3.25	2.0	3.25	2.0	3.25	2.0 Gb/s	
		8	1.0	1.625	1.0	1.625	1.0	1.625	1.0	1.625	1.0 Gb/s	
		16	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F _{CPLL RANGE}	CPLL frequency range	2.0	6.25	2.0	6.25	2.0	4.25	2.0	6.25	2.0	4.25 GHz	
F _{QPLL0 RANGE}	QPLL0 frequency range	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375 GHz	
F _{QPLL1 RANGE}	QPLL1 frequency range	8.0	13.0	8.0	13.0	8.0	13.0	8.0	13.0	8.0	13.0 GHz	

Notes:

1. The values listed are the rounded results of the calculated equation (2 x CPLL_Frequency)/Output_Divider.
2. The values listed are the rounded results of the calculated equation (2 x QPLL0_Frequency)/Output_Divider.
3. The values listed are the rounded results of the calculated equation (2 x QPLL1_Frequency)/Output_Divider.

Table 113: GTY Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T _{LOCK}	Initial PLL lock.		—	—	1	ms
T _{DLOCK}	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	37 x 10 ⁶	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	2.3 x 10 ⁶	UI

Table 114: GTY Transceiver User Clock Switching Characteristics⁽¹⁾

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and V _{CCINT} Operating Voltages					Units	
				0.90V	0.85V		0.72V			
		Internal Logic	Interconnect Logic	-3 ⁽²⁾	-2 ⁽²⁾⁽³⁾	-1 ⁽⁴⁾⁽⁵⁾	-2 ⁽³⁾	-1 ⁽⁵⁾		
F _{TXOUTPMA}	TXOUTCLK maximum frequency sourced from OUTCLKPMA	511.719	511.719	402.833	402.833	322.266	322.266	MHz		
F _{RXOUTPMA}	RXOUTCLK maximum frequency sourced from OUTCLKPMA	511.719	511.719	402.833	402.833	322.266	322.266	MHz		
F _{TXOUTPROGDIV}	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK	511.719	511.719	511.719	511.719	511.719	511.719	MHz		
F _{RXOUTPROGDIV}	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK	511.719	511.719	511.719	511.719	511.719	511.719	MHz		
F _{TXIN}	TXUSRCLK ⁽⁶⁾ maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz	
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz	
		64	64, 128	511.719	440.781	402.832	402.832	195.313	MHz	
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz	
		40	40, 80	409.375	409.375	312.500	350.000	257.813	MHz	
		80	80, 160	409.375	352.625	322.266	352.625	156.250	MHz	
F _{RXIN}	RXUSRCLK ⁽⁶⁾ maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz	
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz	
		64	64, 128	511.719	440.781	402.832	402.832	195.313	MHz	
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz	
		40	40, 80	409.375	409.375	312.500	350.000	257.813	MHz	
		80	80, 160	409.375	352.625	322.266	352.625	156.250	MHz	

Table 114: GTY Transceiver User Clock Switching Characteristics⁽¹⁾ (Cont'd)

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and V_{CCINT} Operating Voltages					Units
				0.90V	0.85V		0.72V		
		Internal Logic	Interconnect Logic	-3 ⁽²⁾	-2 ⁽²⁾⁽³⁾	-1 ⁽⁴⁾⁽⁵⁾	-2 ⁽³⁾	-1 ⁽⁵⁾	
F_{TXIN2}	$TXUSRCLK2^{(6)}$ maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		64	64	511.719	440.781	402.832	402.832	195.313	MHz
		64	128	255.859	220.391	201.416	201.416	97.656	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	350.000	257.813	MHz
		40	80	204.688	204.688	156.250	175.000	128.906	MHz
		80	80	409.375	352.625	322.266	352.625	156.250	MHz
		80	160	204.688	176.313	161.133	176.313	78.125	MHz
F_{RXIN2}	$RXUSRCLK2^{(6)}$ maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		64	64	511.719	440.781	402.832	402.832	195.313	MHz
		64	128	255.859	220.391	201.416	201.416	97.656	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	350.000	257.813	MHz
		40	80	204.688	204.688	156.250	175.000	128.906	MHz
		80	80	409.375	352.625	322.266	352.625	156.250	MHz
		80	160	204.688	176.313	161.133	176.313	78.125	MHz

Notes:

1. Clocking must be implemented as described in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
2. For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
3. For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when $V_{CCINT} = 0.85V$ or 6.25 Gb/s when $V_{CCINT} = 0.72V$.
4. For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
5. For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when $V_{CCINT} = 0.85V$ or 5.15625 Gb/s when $V_{CCINT} = 0.72V$.
6. When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).

Table 119: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages								Units	
		0.90V		0.85V			0.72V				
		-3 ⁽¹⁾	-2 ⁽¹⁾	-1	-2	-1					
F _{RX_SERDES_CLK}	Receive serializer/deserializer clock	440.79	440.79	N/A	402.84	N/A				MHz	
F _{TX_SERDES_CLK}	Transmit serializer/deserializer clock	440.79	440.79	N/A	402.84	N/A				MHz	
F _{DRP_CLK}	Dynamic reconfiguration port clock	250.00	250.00	N/A	250.00	N/A				MHz	
		Min ⁽²⁾	Max	Min ⁽²⁾	Max	Min	Max	Min ⁽²⁾	Max	Min Max	
F _{CORE_CLK}	Interlaken core clock	412.50 ⁽³⁾	479.20	412.50 ⁽³⁾	479.20	N/A	412.50	429.69	N/A	MHz	
F _{LBUS_CLK}	Interlaken local bus clock	300.00 ⁽⁴⁾	349.52	300.00 ⁽⁴⁾	349.52	N/A	300.00	349.52	N/A	MHz	

Notes:

1. 6 x 28.21 mode is only supported in the -2 (V_{CCINT}=0.85V) and -3 (V_{CCINT}=0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

Table 120: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages								Units	
		0.90V		0.85V			0.72V				
		-3	-2	-1	-2	-1					
F _{RX_SERDES_CLK}	Receive serializer/deserializer clock	402.84	402.84	N/A	N/A	N/A				MHz	
F _{TX_SERDES_CLK}	Transmit serializer/deserializer clock	402.84	402.84	N/A	N/A	N/A				MHz	
F _{DRP_CLK}	Dynamic reconfiguration port clock	250.00	250.00	N/A	N/A	N/A				MHz	
F _{CORE_CLK}	Interlaken core clock	412.50	412.50	N/A	N/A	N/A				MHz	
F _{LBUS_CLK}	Interlaken local bus clock	349.52	349.52	N/A	N/A	N/A				MHz	

Configuration Switching Characteristics

Table 127: Configuration Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3	-2	-1	-2	-1		
PL Power-up Timing Characteristics								
T _{PL}	PS_PROG_B PL latency.	7.5	7.5	7.5	7.5	7.5	ms, Max	
T _{POR}	Power-on reset from PL power-on to PL ready to configure (40 ms maximum ramp rate).	65	65	65	65	65	ms, Max	
		0	0	0	0	0	ms, Min	
T _{PS_PROG_B}	Power-on reset from PL power-on to PL ready to configure with POR override (2 ms maximum ramp rate).	15	15	15	15	15	ms, Max	
		5	5	5	5	5	ms, Min	
T _{PS_PROG_B}	PL program pulse width.	250	250	250	250	250	ns, Min	
Internal Configuration Access Port								
F _{ICAPCK}	Internal configuration access port (ICAPE3).	200	200	200	150	150	MHz, Max	
DNA Port Switching								
F _{DNACK}	DNA port frequency (DNA_PORT).	200	200	200	175	175	MHz, Max	
STARTUPE3 Ports								
F _{CFGMCLK}	STARTUPE3 CFGMCLK output frequency.	50.00	50.00	50.00	50.00	50.00	MHz, Typ	
F _{CFGMCLKTOL}	STARTUPE3 CFGMCLK output frequency tolerance.	±15	±15	±15	±15	±15	%, Max	
T _{DCI_MATCH}	Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted.	4	4	4	4	4	ms, Max	

Revision History

The following table shows the revision history for this document.

Date	Version	Description of Revisions
04/20/2017	1.3	<p>Updated Table 25, Table 26, and Table 27 to production release for the following devices/speed/temperature grades in Vivado Design Suite 2017.1.</p> <p>XCZU2CG and XCZU2EG: -2E, -2I, -1E, -1I XCZU3CG and XCZU3EG: -2E, -2I, -1E, -1I XCZU6CG and XCZU6EG: -2E, -2I, -1E, -1I XCZU9CG and XCZU9EG: -2E, -2I, -1E, -1I</p> <p>Added -2E ($V_{CCINT} = 0.85V$) speed grade where applicable. Removed -3E speed grade from the XCZU2 and XCZU3 devices in Table 26 and where applicable.</p> <p>In Table 1, updated values and Note 2. In Table 2, added or updated many of the notes. Updated Table 4 including the notes and added Note 6. Moved and updated Table 5. Added Table 8. Updated Table 9 and added Note 4. Updated Table 10 and added Note 1.</p> <p>Revised V_{ICM} in Table 23. Updated Table 30 and removed Note 1. Added Table 31 and Table 32. Updated Table 33 and removed F_{FTMCLK}. Updated $T_{RFPSCLK}$ in Table 34. Updated Note 1 in Table 37. Updated Table 39. Removed the <i>PS NAND Memory Controller Interface</i> section. Significant changes to Table 41 and removed Note 3. Significant changes to Table 42 and updated Note 1. Removed $F_{TSU_REF_CLK}$ from Table 44. Revised Table 45 and added Note 2 and Note 3. Revised Table 46 and added Note 2 and Note 3. Updated Table 48. Updated Table 51 and removed Note 2. Revised Table 52. Revised many of the tables in the <i>PS-GTR Transceiver</i> section. Revised Table 70 and Table 71. Removed Note 8 from Table 74.</p> <p>Updated the values in Table 75, Table 76, Table 77, Table 80, Table 87, Table 88, Table 89, Table 90, and Table 91 to the Vivado Design Suite 2017.1 speed specifications.</p> <p>Updated the values in Table 81 and Table 82. Added values to Table 92. Updated Table 93. Revised D_{VPPOUT} in Table 94. Update the values in Table 96. Added Note 6 to Table 102. Updated Table 103 and Table 104. Revised D_{VPPOUT} in Table 106. Updated the values in Table 108. In Table 109 updated the -1 (0.85V) specifications and removed Note 1. In Table 114 updated the -1 (0.85V) specifications and added Note 6. In Table 115 and Table 116, added the 28.21 jitter tolerance values and revised the notes. Revised the <i>Integrated Interface Block for Interlaken</i> and <i>Integrated Interface Block for 100G Ethernet MAC and PCS</i> sections. Revised the <i>Configuration Switching Characteristics</i> section. Removed the <i>eFUSE Programming Conditions</i> table and added the specifications to Table 2 and Table 3.</p>