



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™ |
| Flash Size | - |
| RAM Size | 256KB |
| Peripherals | DMA, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD/SDIO, SPI, UART/USART, USB OTG |
| Speed | 500MHz, 1.2GHz |
| Primary Attributes | Zynq®UltraScale+™ FPGA, 469K+ Logic Cells |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 900-BBGA, FCBGA |
| Supplier Device Package | 900-FCBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xczu6cg-l1ffvc900i |

Quiescent Supply Current

Table 9: Typical Quiescent Supply Current⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

| Symbol | Description | Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|------------------------|-------------------------------------------------|-------------|-------------------------------------------------------|-------|------|-------|------|-------|
| | | | 0.90V | 0.85V | | 0.72V | | |
| | | | -3 | -2 | -1 | -2 | -1 | |
| I _{CCINTQ} | Quiescent V _{CCINT} supply current. | XCZU2 | N/A | 393 | 393 | 344 | 344 | mA |
| | | XCZU3 | N/A | 393 | 393 | 344 | 344 | mA |
| | | XCZU4 | 719 | 684 | 684 | 601 | 601 | mA |
| | | XCZU5 | 719 | 684 | 684 | 601 | 601 | mA |
| | | XCZU6 | 1629 | 1549 | 1549 | 1358 | 1358 | mA |
| | | XCZU7 | 1263 | 1201 | 1201 | 1055 | 1055 | mA |
| | | XCZU9 | 1629 | 1549 | 1549 | 1358 | 1358 | mA |
| | | XCZU11 | 1786 | 1699 | 1699 | 1491 | 1491 | mA |
| | | XCZU15 | 1987 | 1890 | 1890 | 1660 | 1660 | mA |
| | | XCZU17 | 2728 | 2594 | 2594 | 2275 | 2275 | mA |
| | | XCZU19 | 2728 | 2594 | 2594 | 2275 | 2275 | mA |
| I _{CCINT_IOQ} | Quiescent V _{CCINT_IO} supply current. | XCZU2 | N/A | 44 | 44 | 44 | 44 | mA |
| | | XCZU3 | N/A | 44 | 44 | 44 | 44 | mA |
| | | XCZU4 | 61 | 59 | 59 | 59 | 59 | mA |
| | | XCZU5 | 61 | 59 | 59 | 59 | 59 | mA |
| | | XCZU6 | 61 | 59 | 59 | 59 | 59 | mA |
| | | XCZU7 | 120 | 115 | 115 | 115 | 115 | mA |
| | | XCZU9 | 61 | 59 | 59 | 59 | 59 | mA |
| | | XCZU11 | 120 | 115 | 115 | 115 | 115 | mA |
| | | XCZU15 | 61 | 59 | 59 | 59 | 59 | mA |
| | | XCZU17 | 164 | 158 | 158 | 158 | 158 | mA |
| | | XCZU19 | 164 | 158 | 158 | 158 | 158 | mA |
| I _{CCOQ} | Quiescent V _{CCO} supply current. | All devices | 1 | 1 | 1 | 1 | 1 | mA |
| I _{CCAUXQ} | Quiescent V _{CCAUX} supply current. | XCZU2 | N/A | 55 | 55 | 55 | 55 | mA |
| | | XCZU3 | N/A | 55 | 55 | 55 | 55 | mA |
| | | XCZU4 | 90 | 90 | 90 | 90 | 90 | mA |
| | | XCZU5 | 90 | 90 | 90 | 90 | 90 | mA |
| | | XCZU6 | 227 | 227 | 227 | 227 | 227 | mA |
| | | XCZU7 | 174 | 174 | 174 | 174 | 174 | mA |
| | | XCZU9 | 227 | 227 | 227 | 227 | 227 | mA |
| | | XCZU11 | 255 | 255 | 255 | 255 | 255 | mA |
| | | XCZU15 | 266 | 266 | 266 | 266 | 266 | mA |
| | | XCZU17 | 396 | 396 | 396 | 396 | 396 | mA |
| | | XCZU19 | 396 | 396 | 396 | 396 | 396 | mA |

Table 9: Typical Quiescent Supply Current⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (Cont'd)

| Symbol | Description | Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|------------------------|-------------------------------------------------|--------|-------------------------------------------------------|-------|----|-------|----|-------|
| | | | 0.90V | 0.85V | | 0.72V | | |
| | | | -3 | -2 | -1 | -2 | -1 | |
| I _{CCAUX_IOQ} | Quiescent V _{CCAUX_IO} supply current. | XCZU2 | N/A | 26 | 26 | 26 | 26 | mA |
| | | XCZU3 | N/A | 26 | 26 | 26 | 26 | mA |
| | | XCZU4 | 32 | 32 | 32 | 32 | 32 | mA |
| | | XCZU5 | 32 | 32 | 32 | 32 | 32 | mA |
| | | XCZU6 | 33 | 33 | 33 | 33 | 33 | mA |
| | | XCZU7 | 56 | 56 | 56 | 56 | 56 | mA |
| | | XCZU9 | 33 | 33 | 33 | 33 | 33 | mA |
| | | XCZU11 | 56 | 56 | 56 | 56 | 56 | mA |
| | | XCZU15 | 33 | 33 | 33 | 33 | 33 | mA |
| | | XCZU17 | 74 | 74 | 74 | 74 | 74 | mA |
| XCZU19 | 74 | 74 | 74 | 74 | 74 | mA | | |
| I _{CCBRAMQ} | Quiescent V _{CCBRAM} supply current. | XCZU2 | N/A | 6 | 6 | 6 | 6 | mA |
| | | XCZU3 | N/A | 6 | 6 | 6 | 6 | mA |
| | | XCZU4 | 9 | 9 | 9 | 9 | 9 | mA |
| | | XCZU5 | 9 | 9 | 9 | 9 | 9 | mA |
| | | XCZU6 | 25 | 24 | 24 | 24 | 24 | mA |
| | | XCZU7 | 16 | 15 | 15 | 15 | 15 | mA |
| | | XCZU9 | 25 | 24 | 24 | 24 | 24 | mA |
| | | XCZU11 | 23 | 22 | 22 | 22 | 22 | mA |
| | | XCZU15 | 29 | 28 | 28 | 28 | 28 | mA |
| | | XCZU17 | 37 | 35 | 35 | 35 | 35 | mA |
| XCZU19 | 37 | 35 | 35 | 35 | 35 | mA | | |

Notes:

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T_j) with single-ended SelectIO™ resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power) to estimate static power consumption for conditions or supplies other than those specified.
4. Typical values depend upon your configuration. To accurately estimate all PS supply currents, use the interactive XPE spreadsheet tool.

PL I/O Levels

 Table 14: SelectIO DC Input and Output Levels For HD I/O Banks⁽¹⁾⁽²⁾⁽³⁾

| I/O Standard | V _{IL} | | V _{IH} | | V _{OL} | V _{OH} | I _{OL} | I _{OH} |
|---------------------------------|-----------------|--------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA | mA |
| HSTL_I | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 8.0 | -8.0 |
| HSTL_I_18 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 8.0 | -8.0 |
| HSUL_12 | -0.300 | V _{REF} - 0.130 | V _{REF} + 0.130 | V _{CCO} + 0.300 | 20% V _{CCO} | 80% V _{CCO} | 0.1 | -0.1 |
| LVC MOS12 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | Note 4 | Note 4 |
| LVC MOS15 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVC MOS18 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVC MOS25 | -0.300 | 0.700 | 1.700 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | Note 5 | Note 5 |
| LVC MOS33 | -0.300 | 0.800 | 2.000 | 3.400 | 0.400 | V _{CCO} - 0.400 | Note 5 | Note 5 |
| LV TTL | -0.300 | 0.800 | 2.000 | 3.400 | 0.400 | 2.400 | Note 5 | Note 5 |
| SSTL12 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 14.25 | -14.25 |
| SSTL135 | -0.300 | V _{REF} - 0.090 | V _{REF} + 0.090 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 8.9 | -8.9 |
| SSTL135_II | -0.300 | V _{REF} - 0.090 | V _{REF} + 0.090 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 13.0 | -13.0 |
| SSTL15 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.175 | V _{CCO} /2 + 0.175 | 8.9 | -8.9 |
| SSTL15_II | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.175 | V _{CCO} /2 + 0.175 | 13.0 | -13.0 |
| SSTL18_I | -0.300 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.470 | V _{CCO} /2 + 0.470 | 8.0 | -8.0 |
| SSTL18_II | -0.300 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.600 | V _{CCO} /2 + 0.600 | 13.4 | -13.4 |
| MIPI_DPHY_DCI_LP ⁽⁶⁾ | -0.300 | 0.550 | 0.880 | V _{CCO} + 0.300 | 0.050 | 1.100 | 0.01 | -0.01 |

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
3. POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
4. Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
5. Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.
6. Low-power option for MIPI_DPHY_DCI.

Table 15: SelectIO DC Input and Output Levels for HP I/O Banks⁽¹⁾⁽²⁾⁽³⁾

| I/O Standard | V _{IL} | | V _{IH} | | V _{OL} | V _{OH} | I _{OL} | I _{OH} |
|---------------------------------|-----------------|--------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|-----------------|-----------------|
| | V, Min | V, Max | V, Min | V, Max | V, Max | V, Min | mA | mA |
| HSTL_I | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 5.8 | -5.8 |
| HSTL_I_12 | -0.300 | V _{REF} - 0.080 | V _{REF} + 0.080 | V _{CCO} + 0.300 | 25% V _{CCO} | 75% V _{CCO} | 4.1 | -4.1 |
| HSTL_I_18 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | 6.2 | -6.2 |
| HSUL_12 | -0.300 | V _{REF} - 0.130 | V _{REF} + 0.130 | V _{CCO} + 0.300 | 20% V _{CCO} | 80% V _{CCO} | 0.1 | -0.1 |
| LVC MOS12 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.400 | V _{CCO} - 0.400 | Note 4 | Note 4 |
| LVC MOS15 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVC MOS18 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | Note 5 | Note 5 |
| LVDCI_15 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | 7.0 | -7.0 |
| LVDCI_18 | -0.300 | 35% V _{CCO} | 65% V _{CCO} | V _{CCO} + 0.300 | 0.450 | V _{CCO} - 0.450 | 7.0 | -7.0 |
| SSTL12 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 8.0 | -8.0 |
| SSTL135 | -0.300 | V _{REF} - 0.090 | V _{REF} + 0.090 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.150 | V _{CCO} /2 + 0.150 | 9.0 | -9.0 |
| SSTL15 | -0.300 | V _{REF} - 0.100 | V _{REF} + 0.100 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.175 | V _{CCO} /2 + 0.175 | 10.0 | -10.0 |
| SSTL18_I | -0.300 | V _{REF} - 0.125 | V _{REF} + 0.125 | V _{CCO} + 0.300 | V _{CCO} /2 - 0.470 | V _{CCO} /2 + 0.470 | 7.0 | -7.0 |
| MIPI_DPHY_DCI_LP ⁽⁶⁾ | -0.300 | 0.550 | 0.880 | V _{CCO} + 0.300 | 0.050 | 1.100 | 0.01 | -0.01 |

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
3. POD10 and POD12 DC input and output levels are shown in [Table 16](#), [Table 20](#), [Table 21](#), and [Table 22](#).
4. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
6. Low-power option for MIPI_DPHY_DCI.

Table 16: DC Input Levels for Single-ended POD10 and POD12 I/O Standards⁽¹⁾⁽²⁾

| I/O Standard | V _{IL} | | V _{IH} | |
|--------------|-----------------|--------------------------|--------------------------|--------------------------|
| | V, Min | V, Max | V, Min | V, Max |
| POD10 | -0.300 | V _{REF} - 0.068 | V _{REF} + 0.068 | V _{CCO} + 0.300 |
| POD12 | -0.300 | V _{REF} - 0.068 | V _{REF} + 0.068 | V _{CCO} + 0.300 |

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 27 lists the production released Zynq UltraScale+ MPSoC, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 27: Zynq UltraScale+ MPSoC Device Production Software and Speed Specification Release

| Device | Speed Grade and V _{CCINT} Operating Voltages | | | | | | |
|----------|-------------------------------------------------------|---------------------------|----|-----|-----|-------|-----|
| | 0.90V | 0.85V | | | | 0.72V | |
| | -3 | -2 | -1 | -2L | -1L | -2L | -1L |
| XCZU2CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU2EG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU3CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU3EG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU4CG | N/A | | | | | | |
| XCZU4EG | | | | | | | |
| XCZU4EV | | | | | | | |
| XCZU5CG | N/A | | | | | | |
| XCZU5EG | | | | | | | |
| XCZU5EV | | | | | | | |
| XCZU6CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU6EG | | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU7CG | N/A | | | | | | |
| XCZU7EG | | | | | | | |
| XCZU7EV | | | | | | | |
| XCZU9CG | N/A | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU9EG | | Vivado tools 2017.1 v1.10 | | | | | |
| XCZU11EG | | | | | | | |
| XCZU15EG | | | | | | | |
| XCZU17EG | | | | | | | |
| XCZU19EG | | | | | | | |

Notes:

1. See Table 3 for the complete list of operating voltages by speed grade.
2. Blank entries indicate a device and/or speed grade in Advance or Preliminary status.

Table 30: PS DDR Performance (Cont'd)

| Memory Standard | Package | DRAM Type | Speed Grade | | | | | | Units |
|-----------------|---------------------------------------|-----------------------------------|-------------|------|-----|------|-----|------|-------|
| | | | -3 | | -2 | | -1 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| DDR3 | All FFV packages, FBVB900 and SFVC784 | Single rank component | 664 | 2133 | 664 | 2133 | 664 | 2133 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1866 | 664 | 1866 | 664 | 1866 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | SFVA625 | Single rank component | 664 | 1866 | 664 | 1866 | 664 | 1866 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | SBVA484 | Single rank component | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| DDR3L | All FFV packages, FBVB900 and SFVC784 | Single rank component | 664 | 1866 | 664 | 1866 | 664 | 1866 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | SFVA625 | Single rank component | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | SBVA484 | Single rank component | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 1 rank DIMM ⁽¹⁾⁽²⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | 2 rank DIMM ⁽¹⁾⁽³⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| LPDDR3 | All FFV packages, FBVB900 and SFVC784 | Single die package ⁽⁶⁾ | 664 | 1600 | 664 | 1600 | 664 | 1600 | Mb/s |
| | | Dual die package ⁽⁶⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | SFVA625 | Single die package ⁽⁶⁾ | 664 | 1333 | 664 | 1333 | 664 | 1333 | Mb/s |
| | | Dual die package ⁽⁶⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | SBVA484 | Single die package ⁽⁶⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |
| | | Dual die package ⁽⁶⁾ | 664 | 1066 | 664 | 1066 | 664 | 1066 | Mb/s |

Notes:

1. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, and UDIMM.
2. Includes: 1 rank 1 slot, dual-die package 2 rank.
3. Includes: 2 rank 1 slot.
4. Dual die package includes single die with ECC.
5. LPDDR4 support is only available as a 32-bit interface.
6. 64-bit LPDDR3 interface performance values are defined without ECC support.

Table 37: PS Reset Assertion Timing Requirements

| Symbol | Description | Min | Typ | Max | Units |
|--------------------|---------------------------------------|-----|-----|-----|-------------------------|
| T _{PSPOR} | Required PS_POR_B assertion time. (1) | 10 | – | – | μs |
| T _{PSRST} | Required PS_SRST_B assertion time. | 3 | – | – | PS_REF_CLK Clock Cycles |

Notes:

1. PS_POR_B must be asserted Low at power-up and continue to be asserted for a duration of T_{PSPOR} after all the PS supply voltages reach minimum levels. PS_POR_B must be asserted Low for the duration of T_{POR} when the PS and PL power-up at the same time and the application uses both the PS and PL after power-up.

Table 38: PS Clocks Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|---------------------------------|------------------------------------|-------------|-----|-----|-------|
| | | -3 | -2 | -1 | |
| F _{TOPSW_MAINMAX} | TOPSW_MAIN maximum frequency. | 600 | 533 | 533 | MHz |
| F _{TOPSW_LSBUSMAX} | TOPSW_LSBUS maximum frequency. | 100 | 100 | 100 | MHz |
| F _{GDMAMAX} | FPD-DMA maximum frequency. | 600 | 600 | 600 | MHz |
| F _{DPDMAMAX} | DisplayPort DMA maximum frequency. | 600 | 600 | 600 | MHz |
| F _{LPD_SWITCH_CTRLMAX} | LPD_SWITCH_CTRL maximum frequency. | 600 | 500 | 500 | MHz |
| F _{LPD_LSBUS_CTRLMAX} | LPD_LSBUS_CTRL maximum frequency. | 100 | 100 | 100 | MHz |
| F _{ADMAMAX} | LPD-DMA maximum frequency. | 600 | 500 | 500 | MHz |
| F _{APLL_TO_LPDMAX} | APLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{DPDLL_TO_LPDMAX} | DPDLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{VPDLL_TO_LPDMAX} | VPDLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{IOPLL_TO_LPDMAX} | IOPLL_TO_LPD maximum frequency. | 533 | 533 | 533 | MHz |
| F _{RPLL_TO_FPDMAX} | RPLL_TO_FPD maximum frequency. | 533 | 533 | 533 | MHz |

PS Configuration

Table 39: Processor Configuration Access Port Switching Characteristics

| Symbol | Description | Speed Grade and V_{CCINT} Operating Voltages | | | | | Units |
|--------------|---------------------------------------------------------------|------------------------------------------------|-------|-----|-------|-----|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| F_{PCAPCK} | Maximum processor configuration access port (PCAP) frequency. | 200 | 200 | 200 | 150 | 150 | MHz |

Table 40: Boundary-Scan Port Switching Characteristics

| Symbol | Description | Speed Grade and V_{CCINT} Operating Voltages | | | | | Units |
|-------------------------|---------------------------------|------------------------------------------------|---------|---------|---------|---------|---------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| F_{TCK} | JTAG clock maximum frequency. | 25 | 25 | 25 | 15 | 15 | MHz |
| T_{TAPTCK}/T_{TCKTAP} | TMS and TDI setup and hold. | 4.0/2.0 | 4.0/2.0 | 4.0/2.0 | 5.0/2.0 | 5.0/2.0 | ns, Min |
| T_{TCKTDO} | TCK falling edge to TDO output. | 16.1 | 16.1 | 16.1 | 24 | 24 | ns, Max |

Notes:

- The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength.

Table 45: SD/SDIO Interface⁽¹⁾ (Cont'd)

| Symbol | Description | Min | Max | Units |
|------------------------------------------|----------------------------------------------------|------|------|-------|
| F _{SDSDRCLK2} | SDR50 mode device clock frequency. | – | 100 | MHz |
| | SDR25 mode device clock frequency. | – | 50 | MHz |
| SD/SDIO Interface SDR12 | | | | |
| T _{DCSDHCLK3} | SD device clock duty cycle. | 40 | 60 | % |
| T _{SDSDRCKO3} | Clock to output delay, all outputs. | 1.0 | 36.8 | ns |
| T _{SDSDRDCK3} | Input setup time, all inputs. | 24.0 | – | ns |
| T _{SDSDRCKD3} | Input hold time, all inputs. | 1.5 | – | ns |
| F _{SDSDRCLK3} | SDR12 mode device clock frequency. | – | 25 | MHz |
| SD/SDIO Interface High-Speed Mode | | | | |
| T _{DCSDHCLK} | SD device clock duty cycle. | 47 | 53 | % |
| T _{SDHCKO} | Clock to output delay, all outputs. ⁽²⁾ | 2.2 | 13.8 | ns |
| T _{SDHSDIVW} | Input valid data window. ⁽³⁾ | 0.35 | – | UI |
| F _{SDHCLK} | High-speed mode SD device clock frequency. | – | 50 | MHz |
| SD/SDIO Interface Standard Mode | | | | |
| T _{DCSDSCLK} | SD device clock duty cycle. | 45 | 55 | % |
| T _{SDSCKO} | Clock to output delay, all outputs. | –2.0 | 4.5 | ns |
| T _{SDSDCK} | Input setup time, all inputs. | 2.0 | – | ns |
| T _{SDSCKD} | Input hold time, all inputs. | 2.0 | – | ns |
| F _{SDIDCLK} | Clock frequency in identification mode. | – | 400 | KHz |
| F _{SDSCLK} | Standard SD device clock frequency. | – | 19 | MHz |

Notes:

1. The test conditions SD/SDIO standard mode (default speed mode) use an 8 mA drive strength, fast slew rate, and a 30 pF load. For SD/SDIO high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other SD/SDIO modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

PS SPI Controller Interface

 Table 48: SPI Interfaces⁽¹⁾

| Symbol | Description | Min | Max | Units |
|-----------------------------|----------------------------------------------------|------------------|------|----------------------------|
| SPI Master Interface | | | | |
| $T_{DCMSPICLK}$ | SPI master mode clock duty cycle. | 45 | 55 | % |
| $T_{MSPISSCLK}$ | Slave select asserted to first active clock edge. | 1 ⁽²⁾ | – | $F_{SPI_REF_CLK}$ cycles |
| $T_{MSPISCLKSS}$ | Last active clock edge to slave select deasserted. | 1 ⁽²⁾ | – | $F_{SPI_REF_CLK}$ cycles |
| $T_{MSPIDCK}$ | Input setup time for MISO. | –2.0 | – | ns |
| $T_{MSPICKD}$ | Input hold time for MISO. | 0.3 | – | $F_{MSPICLK}$ cycles |
| $T_{MSPICKO}$ | MOSI and slave select clock to out delay. | –2.0 | 5.0 | ns |
| $F_{MSPICLK}$ | SPI master device clock frequency. | – | 50 | MHz |
| $F_{SPI_REF_CLK}$ | SPI reference clock frequency. | – | 200 | MHz |
| SPI Slave Interface | | | | |
| $T_{SSPISCLK}$ | Slave select asserted to first active clock edge. | 2 | – | $F_{SPI_REF_CLK}$ cycles |
| $T_{SSPISCLKSS}$ | Last active clock edge to slave select deasserted. | 2 | – | $F_{SPI_REF_CLK}$ cycles |
| $T_{SSPIDCK}$ | Input setup time for MOSI. | 5.0 | – | ns |
| $T_{SSPICKD}$ | Input hold time for MOSI. | 1 | – | $F_{SPI_REF_CLK}$ cycles |
| $T_{SSPICKO}$ | MISO clock to out delay. | 0.0 | 13.0 | ns |
| F_{SSPICK} | SPI slave mode device clock frequency. | – | 25 | MHz |
| $F_{SPI_REF_CLK}$ | SPI reference clock frequency. | – | 200 | MHz |

Notes:

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 30 pF load.
2. Valid when two SPI_REF_CLK delays are programmed between CS and CLK for $T_{MSPISSCLK}$, and between CLK and CS for $T_{MSPISCLKSS}$ in the SPI delay_reg0 register.

PS CAN Controller Interface

 Table 49: CAN Interface⁽¹⁾

| Symbol | Description | Min | Max | Units |
|---------------------|---------------------------------------------------|-----|-----|---------|
| $T_{PWCANRX}$ | Receive pulse width. | 1.0 | – | μ s |
| $T_{PWCANTX}$ | Transmit pulse width. | 1.0 | – | μ s |
| $F_{CAN_REF_CLK}$ | Internally sourced CAN reference clock frequency. | – | 100 | MHz |
| | Externally sourced CAN reference clock frequency. | – | 40 | MHz |

Notes:

1. The test conditions are configured to the LVCMOS 3.3V I/O standard with a 12 mA drive strength, fast slew rate, and a 15 pF load.

Table 75: IOB High Density (HD) Switching Characteristics (Cont'd)

| I/O Standards | T _{INBUF_DELAY_PAD_I} | | | | | T _{OUTBUF_DELAY_O_PAD} | | | | | T _{OUTBUF_DELAY_TD_PAD} | | | | | Units |
|---------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|-------|
| | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | |
| | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | |
| LVC MOS33_S_8 | 1.154 | 1.154 | 1.213 | 1.154 | 1.213 | 2.929 | 2.929 | 3.260 | 2.929 | 3.260 | 2.260 | 2.260 | 2.532 | 2.260 | 2.532 | ns |
| LVDS_25 | 1.003 | 1.003 | 1.116 | 1.003 | 1.116 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| LVPECL | 1.003 | 1.003 | 1.116 | 1.003 | 1.116 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| LVTTL_F_12 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.415 | 2.415 | 2.651 | 2.415 | 2.651 | 1.754 | 1.754 | 1.915 | 1.754 | 1.915 | ns |
| LVTTL_F_16 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.464 | 2.464 | 2.732 | 2.464 | 2.732 | 1.750 | 1.750 | 1.986 | 1.750 | 1.986 | ns |
| LVTTL_F_4 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.541 | 2.541 | 2.765 | 2.541 | 2.765 | 1.932 | 1.932 | 2.135 | 1.932 | 2.135 | ns |
| LVTTL_F_8 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.582 | 2.582 | 2.787 | 2.582 | 2.787 | 1.910 | 1.910 | 2.063 | 1.910 | 2.063 | ns |
| LVTTL_S_12 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.731 | 2.731 | 3.075 | 2.731 | 3.075 | 2.072 | 2.072 | 2.343 | 2.072 | 2.343 | ns |
| LVTTL_S_16 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.714 | 2.714 | 3.024 | 2.714 | 3.024 | 2.028 | 2.028 | 2.232 | 2.028 | 2.232 | ns |
| LVTTL_S_4 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.999 | 2.999 | 3.340 | 2.999 | 3.340 | 2.320 | 2.320 | 2.610 | 2.320 | 2.610 | ns |
| LVTTL_S_8 | 1.164 | 1.164 | 1.223 | 1.164 | 1.223 | 2.929 | 2.929 | 3.260 | 2.929 | 3.260 | 2.260 | 2.260 | 2.532 | 2.260 | 2.532 | ns |
| SLVS_400_25 | 1.020 | 1.020 | 1.136 | 1.020 | 1.136 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |
| SSTL12_F | 0.780 | 0.780 | 0.867 | 0.780 | 0.867 | 1.643 | 1.643 | 1.792 | 1.643 | 1.792 | 1.285 | 1.285 | 1.423 | 1.285 | 1.423 | ns |
| SSTL12_S | 0.780 | 0.780 | 0.867 | 0.780 | 0.867 | 1.784 | 1.784 | 1.948 | 1.784 | 1.948 | 1.567 | 1.567 | 1.706 | 1.567 | 1.706 | ns |
| SSTL135_F | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.625 | 1.625 | 1.765 | 1.625 | 1.765 | 1.341 | 1.341 | 1.458 | 1.341 | 1.458 | ns |
| SSTL135_II_F | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.623 | 1.623 | 1.770 | 1.623 | 1.770 | 1.325 | 1.325 | 1.470 | 1.325 | 1.470 | ns |
| SSTL135_II_S | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.768 | 1.768 | 1.916 | 1.768 | 1.916 | 1.722 | 1.722 | 1.911 | 1.722 | 1.911 | ns |
| SSTL135_S | 0.798 | 0.798 | 0.881 | 0.798 | 0.881 | 1.869 | 1.869 | 2.025 | 1.869 | 2.025 | 1.814 | 1.814 | 1.976 | 1.814 | 1.976 | ns |
| SSTL15_F | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.612 | 1.612 | 1.754 | 1.612 | 1.754 | 1.357 | 1.357 | 1.464 | 1.357 | 1.464 | ns |
| SSTL15_II_F | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.622 | 1.622 | 1.778 | 1.622 | 1.778 | 1.356 | 1.356 | 1.442 | 1.356 | 1.442 | ns |
| SSTL15_II_S | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.821 | 1.821 | 1.987 | 1.821 | 1.987 | 1.895 | 1.895 | 2.047 | 1.895 | 2.047 | ns |
| SSTL15_S | 0.838 | 0.838 | 0.880 | 0.838 | 0.880 | 1.824 | 1.824 | 1.977 | 1.824 | 1.977 | 1.743 | 1.743 | 1.907 | 1.743 | 1.907 | ns |
| SSTL18_II_F | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.729 | 1.729 | 1.880 | 1.729 | 1.880 | 1.377 | 1.377 | 1.492 | 1.377 | 1.492 | ns |
| SSTL18_II_S | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.796 | 1.796 | 1.965 | 1.796 | 1.965 | 1.616 | 1.616 | 1.800 | 1.616 | 1.800 | ns |
| SSTL18_I_F | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.609 | 1.609 | 1.755 | 1.609 | 1.755 | 1.220 | 1.220 | 1.313 | 1.220 | 1.313 | ns |
| SSTL18_I_S | 0.947 | 0.947 | 1.021 | 0.947 | 1.021 | 1.786 | 1.786 | 1.942 | 1.786 | 1.942 | 1.677 | 1.677 | 1.836 | 1.677 | 1.836 | ns |
| SUB_LVDS | 1.002 | 1.002 | 1.036 | 1.002 | 1.036 | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ns |

Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standards | T _{INBUF_DELAY_PAD_I} | | | | | T _{OUTBUF_DELAY_O_PAD} | | | | | T _{OUTBUF_DELAY_TD_PAD} | | | | | Units |
|---------------------|--------------------------------|-------|-------|-------|-------|---------------------------------|-------|-------|-------|-------|----------------------------------|-------|-------|-------|-------|-------|
| | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | 0.90V | | 0.85V | | 0.72V | |
| | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | -3 | -2 | -1 | -2 | -1 | |
| DIFF_SSTL12_F | 0.394 | 0.394 | 0.402 | 0.394 | 0.402 | 0.412 | 0.412 | 0.430 | 0.412 | 0.430 | 0.538 | 0.538 | 0.566 | 0.538 | 0.566 | ns |
| DIFF_SSTL12_M | 0.394 | 0.394 | 0.402 | 0.394 | 0.402 | 0.553 | 0.553 | 0.584 | 0.553 | 0.584 | 0.641 | 0.641 | 0.676 | 0.641 | 0.676 | ns |
| DIFF_SSTL12_S | 0.394 | 0.394 | 0.402 | 0.394 | 0.402 | 0.758 | 0.758 | 0.808 | 0.758 | 0.808 | 0.823 | 0.823 | 0.879 | 0.823 | 0.879 | ns |
| DIFF_SSTL135_DCI_F | 0.371 | 0.371 | 0.402 | 0.371 | 0.402 | 0.411 | 0.411 | 0.428 | 0.411 | 0.428 | 0.537 | 0.537 | 0.565 | 0.537 | 0.565 | ns |
| DIFF_SSTL135_DCI_M | 0.371 | 0.371 | 0.402 | 0.371 | 0.402 | 0.551 | 0.551 | 0.582 | 0.551 | 0.582 | 0.645 | 0.645 | 0.685 | 0.645 | 0.685 | ns |
| DIFF_SSTL135_DCI_S | 0.371 | 0.371 | 0.402 | 0.371 | 0.402 | 0.746 | 0.746 | 0.799 | 0.746 | 0.799 | 0.829 | 0.829 | 0.893 | 0.829 | 0.893 | ns |
| DIFF_SSTL135_F | 0.375 | 0.375 | 0.402 | 0.375 | 0.402 | 0.408 | 0.408 | 0.428 | 0.408 | 0.428 | 0.528 | 0.528 | 0.561 | 0.528 | 0.561 | ns |
| DIFF_SSTL135_M | 0.375 | 0.375 | 0.402 | 0.375 | 0.402 | 0.555 | 0.555 | 0.585 | 0.555 | 0.585 | 0.641 | 0.641 | 0.679 | 0.641 | 0.679 | ns |
| DIFF_SSTL135_S | 0.375 | 0.375 | 0.402 | 0.375 | 0.402 | 0.772 | 0.772 | 0.823 | 0.772 | 0.823 | 0.827 | 0.827 | 0.878 | 0.827 | 0.878 | ns |
| DIFF_SSTL15_DCI_F | 0.397 | 0.397 | 0.417 | 0.397 | 0.417 | 0.412 | 0.412 | 0.429 | 0.412 | 0.429 | 0.531 | 0.531 | 0.563 | 0.531 | 0.563 | ns |
| DIFF_SSTL15_DCI_M | 0.397 | 0.397 | 0.417 | 0.397 | 0.417 | 0.553 | 0.553 | 0.583 | 0.553 | 0.583 | 0.645 | 0.645 | 0.685 | 0.645 | 0.685 | ns |
| DIFF_SSTL15_DCI_S | 0.397 | 0.397 | 0.417 | 0.397 | 0.417 | 0.768 | 0.768 | 0.822 | 0.768 | 0.822 | 0.847 | 0.847 | 0.912 | 0.847 | 0.912 | ns |
| DIFF_SSTL15_F | 0.404 | 0.404 | 0.417 | 0.404 | 0.417 | 0.424 | 0.424 | 0.445 | 0.424 | 0.445 | 0.551 | 0.551 | 0.577 | 0.551 | 0.577 | ns |
| DIFF_SSTL15_M | 0.404 | 0.404 | 0.417 | 0.404 | 0.417 | 0.554 | 0.554 | 0.585 | 0.554 | 0.585 | 0.639 | 0.639 | 0.677 | 0.639 | 0.677 | ns |
| DIFF_SSTL15_S | 0.404 | 0.404 | 0.417 | 0.404 | 0.417 | 0.767 | 0.767 | 0.817 | 0.767 | 0.817 | 0.813 | 0.813 | 0.867 | 0.813 | 0.867 | ns |
| DIFF_SSTL18_I_DCI_F | 0.320 | 0.320 | 0.336 | 0.320 | 0.336 | 0.445 | 0.445 | 0.461 | 0.445 | 0.461 | 0.566 | 0.566 | 0.595 | 0.566 | 0.595 | ns |
| DIFF_SSTL18_I_DCI_M | 0.320 | 0.320 | 0.336 | 0.320 | 0.336 | 0.554 | 0.554 | 0.585 | 0.554 | 0.585 | 0.644 | 0.644 | 0.683 | 0.644 | 0.683 | ns |
| DIFF_SSTL18_I_DCI_S | 0.320 | 0.320 | 0.336 | 0.320 | 0.336 | 0.762 | 0.762 | 0.818 | 0.762 | 0.818 | 0.837 | 0.837 | 0.899 | 0.837 | 0.899 | ns |
| DIFF_SSTL18_I_F | 0.316 | 0.316 | 0.336 | 0.316 | 0.336 | 0.454 | 0.454 | 0.476 | 0.454 | 0.476 | 0.578 | 0.578 | 0.608 | 0.578 | 0.608 | ns |
| DIFF_SSTL18_I_M | 0.316 | 0.316 | 0.336 | 0.316 | 0.336 | 0.571 | 0.571 | 0.603 | 0.571 | 0.603 | 0.652 | 0.652 | 0.692 | 0.652 | 0.692 | ns |
| DIFF_SSTL18_I_S | 0.316 | 0.316 | 0.336 | 0.316 | 0.336 | 0.782 | 0.782 | 0.835 | 0.782 | 0.835 | 0.816 | 0.816 | 0.870 | 0.816 | 0.870 | ns |
| HSLVDCI_15_F | 0.393 | 0.393 | 0.415 | 0.393 | 0.415 | 0.425 | 0.425 | 0.443 | 0.425 | 0.443 | 0.548 | 0.548 | 0.579 | 0.548 | 0.579 | ns |
| HSLVDCI_15_M | 0.393 | 0.393 | 0.415 | 0.393 | 0.415 | 0.552 | 0.552 | 0.581 | 0.552 | 0.581 | 0.644 | 0.644 | 0.684 | 0.644 | 0.684 | ns |
| HSLVDCI_15_S | 0.393 | 0.393 | 0.415 | 0.393 | 0.415 | 0.748 | 0.748 | 0.802 | 0.748 | 0.802 | 0.827 | 0.827 | 0.890 | 0.827 | 0.890 | ns |
| HSLVDCI_18_F | 0.424 | 0.424 | 0.447 | 0.424 | 0.447 | 0.445 | 0.445 | 0.461 | 0.445 | 0.461 | 0.566 | 0.566 | 0.595 | 0.566 | 0.595 | ns |
| HSLVDCI_18_M | 0.424 | 0.424 | 0.447 | 0.424 | 0.447 | 0.567 | 0.567 | 0.598 | 0.567 | 0.598 | 0.658 | 0.658 | 0.699 | 0.658 | 0.699 | ns |
| HSLVDCI_18_S | 0.424 | 0.424 | 0.447 | 0.424 | 0.447 | 0.761 | 0.761 | 0.817 | 0.761 | 0.817 | 0.836 | 0.836 | 0.900 | 0.836 | 0.900 | ns |
| HSTL_I_12_F | 0.378 | 0.378 | 0.399 | 0.378 | 0.399 | 0.423 | 0.423 | 0.443 | 0.423 | 0.443 | 0.553 | 0.553 | 0.582 | 0.553 | 0.582 | ns |
| HSTL_I_12_M | 0.378 | 0.378 | 0.399 | 0.378 | 0.399 | 0.551 | 0.551 | 0.582 | 0.551 | 0.582 | 0.642 | 0.642 | 0.679 | 0.642 | 0.679 | ns |
| HSTL_I_12_S | 0.378 | 0.378 | 0.399 | 0.378 | 0.399 | 0.750 | 0.750 | 0.799 | 0.750 | 0.799 | 0.813 | 0.813 | 0.868 | 0.813 | 0.868 | ns |
| HSTL_I_18_F | 0.322 | 0.322 | 0.339 | 0.322 | 0.339 | 0.456 | 0.456 | 0.474 | 0.456 | 0.474 | 0.576 | 0.576 | 0.606 | 0.576 | 0.606 | ns |
| HSTL_I_18_M | 0.322 | 0.322 | 0.339 | 0.322 | 0.339 | 0.569 | 0.569 | 0.602 | 0.569 | 0.602 | 0.653 | 0.653 | 0.692 | 0.653 | 0.692 | ns |
| HSTL_I_18_S | 0.322 | 0.322 | 0.339 | 0.322 | 0.339 | 0.781 | 0.781 | 0.833 | 0.781 | 0.833 | 0.816 | 0.816 | 0.871 | 0.816 | 0.871 | ns |
| HSTL_I_DCI_12_F | 0.378 | 0.378 | 0.399 | 0.378 | 0.399 | 0.406 | 0.406 | 0.429 | 0.406 | 0.429 | 0.534 | 0.534 | 0.564 | 0.534 | 0.564 | ns |
| HSTL_I_DCI_12_M | 0.378 | 0.378 | 0.399 | 0.378 | 0.399 | 0.556 | 0.556 | 0.586 | 0.556 | 0.586 | 0.654 | 0.654 | 0.694 | 0.654 | 0.694 | ns |
| HSTL_I_DCI_12_S | 0.378 | 0.378 | 0.399 | 0.378 | 0.399 | 0.754 | 0.754 | 0.803 | 0.754 | 0.803 | 0.842 | 0.842 | 0.907 | 0.842 | 0.907 | ns |
| HSTL_I_DCI_18_F | 0.321 | 0.321 | 0.339 | 0.321 | 0.339 | 0.445 | 0.445 | 0.461 | 0.445 | 0.461 | 0.566 | 0.566 | 0.595 | 0.566 | 0.595 | ns |
| HSTL_I_DCI_18_M | 0.321 | 0.321 | 0.339 | 0.321 | 0.339 | 0.554 | 0.554 | 0.585 | 0.554 | 0.585 | 0.643 | 0.643 | 0.684 | 0.643 | 0.684 | ns |
| HSTL_I_DCI_18_S | 0.321 | 0.321 | 0.339 | 0.321 | 0.339 | 0.761 | 0.761 | 0.817 | 0.761 | 0.817 | 0.836 | 0.836 | 0.900 | 0.836 | 0.900 | ns |
| HSTL_I_DCI_F | 0.393 | 0.393 | 0.415 | 0.393 | 0.415 | 0.431 | 0.431 | 0.445 | 0.431 | 0.445 | 0.555 | 0.555 | 0.575 | 0.555 | 0.575 | ns |
| HSTL_I_DCI_M | 0.393 | 0.393 | 0.415 | 0.393 | 0.415 | 0.552 | 0.552 | 0.581 | 0.552 | 0.581 | 0.644 | 0.644 | 0.684 | 0.644 | 0.684 | ns |

Input Delay Measurement Methodology

Table 78 shows the test setup parameters used for measuring input delay.

Table 78: Input Delay Measurement Methodology

| Description | I/O Standard Attribute | $V_L^{(1)(2)}$ | $V_H^{(1)(2)}$ | $V_{MEAS}^{(1)(4)(6)}$ | $V_{REF}^{(1)(3)(5)}$ |
|----------------------------------------------------|---------------------------------|--------------------|--------------------|------------------------|-----------------------|
| LVC MOS, 1.2V | LVC MOS12 | 0.1 | 1.1 | 0.6 | – |
| LVC MOS, LVDCI, HSLVDCI, 1.5V | LVC MOS15, LVDCI_15, HSLVDCI_15 | 0.1 | 1.4 | 0.75 | – |
| LVC MOS, LVDCI, HSLVDCI, 1.8V | LVC MOS18, LVDCI_18, HSLVDCI_18 | 0.1 | 1.7 | 0.9 | – |
| LVC MOS, 2.5V | LVC MOS25 | 0.1 | 2.4 | 1.25 | – |
| LVC MOS, 3.3V | LVC MOS33 | 0.1 | 3.2 | 1.65 | – |
| LV TTL, 3.3V | LV TTL | 0.1 | 3.2 | 1.65 | – |
| HSTL (high-speed transceiver logic), class I, 1.2V | HSTL_I_12 | $V_{REF} - 0.25$ | $V_{REF} + 0.25$ | V_{REF} | 0.6 |
| HSTL, class I, 1.5V | HSTL_I | $V_{REF} - 0.325$ | $V_{REF} + 0.325$ | V_{REF} | 0.75 |
| HSTL, class I, 1.8V | HSTL_I_18 | $V_{REF} - 0.4$ | $V_{REF} + 0.4$ | V_{REF} | 0.9 |
| HSUL (high-speed unterminated logic), 1.2V | HSUL_12 | $V_{REF} - 0.25$ | $V_{REF} + 0.25$ | V_{REF} | 0.6 |
| SSTL12 (stub series terminated logic), 1.2V | SSTL12 | $V_{REF} - 0.25$ | $V_{REF} + 0.25$ | V_{REF} | 0.6 |
| SSTL135 and SSTL135 class II, 1.35V | SSTL135, SSTL135_II | $V_{REF} - 0.2875$ | $V_{REF} + 0.2875$ | V_{REF} | 0.675 |
| SSTL15 and SSTL15 class II, 1.5V | SSTL15, SSTL15_II | $V_{REF} - 0.325$ | $V_{REF} + 0.325$ | V_{REF} | 0.75 |
| SSTL18, class I and II, 1.8V | SSTL18_I, SSTL18_II | $V_{REF} - 0.4$ | $V_{REF} + 0.4$ | V_{REF} | 0.9 |
| POD10, 1.0V | POD10 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | V_{REF} | 0.7 |
| POD12, 1.2V | POD12 | $V_{REF} - 0.24$ | $V_{REF} + 0.24$ | V_{REF} | 0.84 |
| DIFF_HSTL, class I, 1.2V | DIFF_HSTL_I_12 | $0.6 - 0.25$ | $0.6 + 0.25$ | 0 ⁽⁶⁾ | – |
| DIFF_HSTL, class I, 1.5V | DIFF_HSTL_I | $0.75 - 0.325$ | $0.75 + 0.325$ | 0 ⁽⁶⁾ | – |
| DIFF_HSTL, class I, 1.8V | DIFF_HSTL_I_18 | $0.9 - 0.4$ | $0.9 + 0.4$ | 0 ⁽⁶⁾ | – |
| DIFF_HSUL, 1.2V | DIFF_HSUL_12 | $0.6 - 0.25$ | $0.6 + 0.25$ | 0 ⁽⁶⁾ | – |
| DIFF_SSTL, 1.2V | DIFF_SSTL12 | $0.6 - 0.25$ | $0.6 + 0.25$ | 0 ⁽⁶⁾ | – |
| DIFF_SSTL135 and DIFF_SSTL135 class II, 1.35V | DIFF_SSTL135, DIFF_SSTL135_II | $0.675 - 0.2875$ | $0.675 + 0.2875$ | 0 ⁽⁶⁾ | – |
| DIFF_SSTL15 and DIFF_SSTL15 class II, 1.5V | DIFF_SSTL15, DIFF_SSTL15_II | $0.75 - 0.325$ | $0.75 + 0.325$ | 0 ⁽⁶⁾ | – |
| DIFF_SSTL18_I, DIFF_SSTL18_II, 1.8V | DIFF_SSTL18_I, DIFF_SSTL18_II | $0.9 - 0.4$ | $0.9 + 0.4$ | 0 ⁽⁶⁾ | – |
| DIFF_POD10, 1.0V | DIFF_POD10 | $0.5 - 0.2$ | $0.5 + 0.2$ | 0 ⁽⁶⁾ | – |
| DIFF_POD12, 1.2V | DIFF_POD12 | $0.6 - 0.25$ | $0.6 + 0.25$ | 0 ⁽⁶⁾ | – |
| LVDS (low-voltage differential signaling), 1.8V | LVDS | $0.9 - 0.125$ | $0.9 + 0.125$ | 0 ⁽⁶⁾ | – |
| LVDS_25, 2.5V | LVDS_25 | $1.25 - 0.125$ | $1.25 + 0.125$ | 0 ⁽⁶⁾ | – |

Table 92: Sampling Window

| Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|--------------------------------------|-------------------------------------------------------|-------|-----|-------|-----|-------|
| | 0.90V | 0.85V | | 0.72V | | |
| | -3 | -2 | -1 | -2 | -1 | |
| T _{SAMP_BUF} ⁽¹⁾ | 510 | 610 | 610 | 610 | 610 | ps |
| T _{SAMP_NATIVE_DPA} | 100 | 100 | 125 | 125 | 150 | ps |
| T _{SAMP_NATIVE_BISC} | 60 | 60 | 85 | 85 | 110 | ps |

Notes:

1. This parameter indicates the total sampling error of the Zynq UltraScale+ MPSoC DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew.

Table 103: GTH Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|----------------------------|----------------------------------------|--------------------------|-------|-----|---------------------|-------|
| F _{GTHTX} | Serial data rate range | | 0.500 | – | F _{GTHMAX} | Gb/s |
| T _{RTX} | TX rise time | 20%–80% | – | 21 | – | ps |
| T _{FTX} | TX fall time | 80%–20% | – | 21 | – | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | – | – | 500.00 | ps |
| T _{J16.375} | Total jitter ⁽²⁾⁽⁴⁾ | 16.375 Gb/s | – | – | 0.28 | UI |
| D _{J16.375} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J15.0} | Total jitter ⁽²⁾⁽⁴⁾ | 15.0 Gb/s | – | – | 0.28 | UI |
| D _{J15.0} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.1 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J14.1} | Total jitter ⁽²⁾⁽⁴⁾ | 14.025 Gb/s | – | – | 0.28 | UI |
| D _{J14.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J13.1} | Total jitter ⁽²⁾⁽⁴⁾ | 13.1 Gb/s | – | – | 0.28 | UI |
| D _{J13.1} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.28 | UI |
| D _{J12.5_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J12.5_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.33 | UI |
| D _{J12.5_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J11.3_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 11.3 Gb/s | – | – | 0.28 | UI |
| D _{J11.3_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.28 | UI |
| D _{J10.3125_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J10.3125_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.33 | UI |
| D _{J10.3125_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.28 | UI |
| D _{J9.953_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J9.953_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.33 | UI |
| D _{J9.953_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J8.0} | Total jitter ⁽³⁾⁽⁴⁾ | 8.0 Gb/s | – | – | 0.32 | UI |
| D _{J8.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| T _{J6.6} | Total jitter ⁽³⁾⁽⁴⁾ | 6.6 Gb/s | – | – | 0.30 | UI |
| D _{J6.6} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J5.0} | Total jitter ⁽³⁾⁽⁴⁾ | 5.0 Gb/s | – | – | 0.30 | UI |
| D _{J5.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J4.25} | Total jitter ⁽³⁾⁽⁴⁾ | 4.25 Gb/s | – | – | 0.30 | UI |
| D _{J4.25} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| T _{J4.0} | Total jitter ⁽³⁾⁽⁴⁾ | 4.0 Gb/s | – | – | 0.32 | UI |
| D _{J4.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.16 | UI |
| T _{J3.20} | Total jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁵⁾ | – | – | 0.20 | UI |
| D _{J3.20} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.10 | UI |

Table 103: GTH Transceiver Transmitter Switching Characteristics (Cont'd)

| Symbol | Description | Condition | Min | Typ | Max | Units |
|--------------------|----------------------------------------|--------------------------|-----|-----|------|-------|
| T _{J2.5} | Total jitter ⁽³⁾⁽⁴⁾ | 2.5 Gb/s ⁽⁶⁾ | – | – | 0.20 | UI |
| D _{J2.5} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.10 | UI |
| T _{J1.25} | Total jitter ⁽³⁾⁽⁴⁾ | 1.25 Gb/s ⁽⁷⁾ | – | – | 0.15 | UI |
| D _{J1.25} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.06 | UI |
| T _{J500} | Total jitter ⁽³⁾⁽⁴⁾ | 500 Mb/s ⁽⁸⁾ | – | – | 0.10 | UI |
| D _{J500} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | – | – | 0.03 | UI |

Notes:

- Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTH Quad) at the maximum line rate.
- Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 10⁻¹².
- CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.
- CPLL frequency at 2.0 GHz and TXOUT_DIV = 8.

Table 104: GTH Transceiver Receiver Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------------------------|--------------------------------------------------|-------------------------------------|-------|-----|---------------------|-------|
| F _{GTHRX} | Serial data rate | | 0.500 | – | F _{GTHMAX} | Gb/s |
| R _{XSSST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated at 33 kHz | –5000 | – | 0 | ppm |
| R _{XRL} | Run length (CID) | | – | – | 256 | UI |
| R _{XPPMTOL} | Data/REFCLK PPM offset tolerance | Bit rates ≤ 6.6 Gb/s | –1250 | – | 1250 | ppm |
| | | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700 | – | 700 | ppm |
| | | Bit rates > 8.0 Gb/s | –200 | – | 200 | ppm |
| SJ Jitter Tolerance⁽²⁾ | | | | | | |
| J _{T_SJ16.375} | Sinusoidal jitter (QPLL) ⁽³⁾ | 16.375 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ15.0} | Sinusoidal jitter (QPLL) ⁽³⁾ | 15.0 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ14.1} | Sinusoidal jitter (QPLL) ⁽³⁾ | 14.1 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ13.1} | Sinusoidal jitter (QPLL) ⁽³⁾ | 13.1 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ12.5} | Sinusoidal jitter (QPLL) ⁽³⁾ | 12.5 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ11.3} | Sinusoidal jitter (QPLL) ⁽³⁾ | 11.3 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ10.32_QPLL} | Sinusoidal jitter (QPLL) ⁽³⁾ | 10.32 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ10.32_CPLL} | Sinusoidal jitter (CPLL) ⁽³⁾ | 10.32 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ9.953_QPLL} | Sinusoidal jitter (QPLL) ⁽³⁾ | 9.953 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ9.953_CPLL} | Sinusoidal jitter (CPLL) ⁽³⁾ | 9.953 Gb/s | 0.30 | – | – | UI |
| J _{T_SJ8.0} | Sinusoidal jitter (QPLL) ⁽³⁾ | 8.0 Gb/s | 0.42 | – | – | UI |
| J _{T_SJ6.6_CPLL} | Sinusoidal jitter (CPLL) ⁽³⁾ | 6.6 Gb/s | 0.44 | – | – | UI |
| J _{T_SJ5.0} | Sinusoidal jitter (CPLL) ⁽³⁾ | 5.0 Gb/s | 0.44 | – | – | UI |
| J _{T_SJ4.25} | Sinusoidal jitter (CPLL) ⁽³⁾ | 4.25 Gb/s | 0.44 | – | – | UI |
| J _{T_SJ3.2} | Sinusoidal jitter (CPLL) ⁽³⁾ | 3.2 Gb/s ⁽⁴⁾ | 0.45 | – | – | UI |

Table 113: GTY Transceiver PLL/Lock Time Adaptation

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|-----------------------|-------|
| | | | Min | Typ | Max | |
| T _{LOCK} | Initial PLL lock. | | – | – | 1 | ms |
| T _{DLOCK} | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE). | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | – | 50,000 | 37 x 10 ⁶ | UI |
| | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. | | – | 50,000 | 2.3 x 10 ⁶ | UI |

Table 114: GTY Transceiver User Clock Switching Characteristics⁽¹⁾

| Symbol | Description | Data Width Conditions (Bit) | | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|---------------------------|------------------------------------------------------|-----------------------------|--------------------|-------------------------------------------------------|----------------------|----------------------|-------------------|-------------------|-------|
| | | | | 0.90V | 0.85V | | 0.72V | | |
| | | Internal Logic | Interconnect Logic | -3 ⁽²⁾ | -2 ⁽²⁾⁽³⁾ | -1 ⁽⁴⁾⁽⁵⁾ | -2 ⁽³⁾ | -1 ⁽⁵⁾ | |
| F _{TXOUTPMA} | TXOUTCLK maximum frequency sourced from OUTCLKPMA | | | 511.719 | 511.719 | 402.833 | 402.833 | 322.266 | MHz |
| F _{RXOUTPMA} | RXOUTCLK maximum frequency sourced from OUTCLKPMA | | | 511.719 | 511.719 | 402.833 | 402.833 | 322.266 | MHz |
| F _{TXOUTPROGDIV} | TXOUTCLK maximum frequency sourced from TXPROGDIVCLK | | | 511.719 | 511.719 | 511.719 | 511.719 | 511.719 | MHz |
| F _{RXOUTPROGDIV} | RXOUTCLK maximum frequency sourced from RXPROGDIVCLK | | | 511.719 | 511.719 | 511.719 | 511.719 | 511.719 | MHz |
| F _{TXIN} | TXUSRCLK ⁽⁶⁾ maximum frequency | 16 | 16, 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 32, 64 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 64 | 64, 128 | 511.719 | 440.781 | 402.832 | 402.832 | 195.313 | MHz |
| | | 20 | 20, 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 40 | 40, 80 | 409.375 | 409.375 | 312.500 | 350.000 | 257.813 | MHz |
| | | 80 | 80, 160 | 409.375 | 352.625 | 322.266 | 352.625 | 156.250 | MHz |
| F _{RXIN} | RXUSRCLK ⁽⁶⁾ maximum frequency | 16 | 16, 32 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 32 | 32, 64 | 511.719 | 511.719 | 390.625 | 390.625 | 322.266 | MHz |
| | | 64 | 64, 128 | 511.719 | 440.781 | 402.832 | 402.832 | 195.313 | MHz |
| | | 20 | 20, 40 | 409.375 | 409.375 | 312.500 | 312.500 | 257.813 | MHz |
| | | 40 | 40, 80 | 409.375 | 409.375 | 312.500 | 350.000 | 257.813 | MHz |
| | | 80 | 80, 160 | 409.375 | 352.625 | 322.266 | 352.625 | 156.250 | MHz |

GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 117](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 117: GTY Transceiver Protocol List

| Protocol | Specification | Serial Rate (Gb/s) | Electrical Compliance |
|-------------------------------|--------------------------------------------------|--------------------|--------------------------|
| CAUI-4 | IEEE 802.3-2012 | 25.78125 | Compliant |
| 28 Gb/s backplane | CEI-25G-LR | 25–28.05 | Compliant |
| Interlaken | OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR | 4.25–25.78125 | Compliant |
| 100GBASE-KR4 | IEEE 802.3bj-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 100GBASE-CR4 | IEEE 802.3bj-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 50GBASE-KR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 50GBASE-CR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 25GBASE-KR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| 25GBASE-CR4 | IEEE 802.3by-2014, CEI-25G-LR | 25.78125 | Compliant ⁽¹⁾ |
| OTU4 (OTL4.4) CFP2 | OIF-CEI-28G-VSR | 27.952493–32.75 | Compliant |
| OTU4 (OTL4.4) CFP | OIF-CEI-11G-MR | 11.18–13.1 | Compliant |
| CAUI-10 | IEEE 802.3-2012 | 10.3125 | Compliant |
| nPPI | IEEE 802.3-2012 | 10.3125 | Compliant |
| 10GBASE-KR ⁽²⁾ | IEEE 802.3-2012 | 10.3125 | Compliant |
| SFP+ | SFF-8431 (SR and LR) | 9.95328–11.10 | Compliant |
| XFP | INF-8077i, revision 4.5 | 10.3125 | Compliant |
| RXAUI | CEI-6G-SR | 6.25 | Compliant |
| XAUI | IEEE 802.3-2012 | 3.125 | Compliant |
| 1000BASE-X | IEEE 802.3-2012 | 1.25 | Compliant |
| 5.0G Ethernet | IEEE 802.3bx (PAR) | 5 | Compliant |
| 2.5G Ethernet | IEEE 802.3bx (PAR) | 2.5 | Compliant |
| HiGig, HiGig+, HiGig2 | IEEE 802.3-2012 | 3.74, 6.6 | Compliant |
| QSGMII | QSGMII v1.2 (Cisco System, ENG-46158) | 5 | Compliant |
| OTU2 | ITU G.8251 | 10.709225 | Compliant |
| OTU4 (OTL4.10) | OIF-CEI-11G-SR | 11.180997 | Compliant |
| OC-3/12/48/192 | GR-253-CORE | 0.1555–9.956 | Compliant |
| PCIe Gen1, 2, 3 | PCI Express base 3.0 | 2.5, 5.0, and 8.0 | Compliant |
| SDI ⁽³⁾ | SMPTE 424M-2006 | 0.27–2.97 | Compliant |
| UHD-SDI ⁽³⁾ | SMPTE ST-2081 6G, SMPTE ST-2082 12G | 6 and 12 | Compliant |
| Hybrid memory cube (HMC) | HMC-15G-SR | 10, 12.5, and 15.0 | Compliant |
| MoSys bandwidth engine | CEI-11-SR and CEI-11-SR (overclocked) | 10.3125, 15.5 | Compliant |
| CPRI | CPRI_v_6_1_2014-07-01 | 0.6144–12.165 | Compliant |
| Passive optical network (PON) | 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON | 0.155–10.3125 | Compliant |
| JESD204a/b | OIF-CEI-6G, OIF-CEI-11G | 3.125–12.5 | Compliant |

Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale+ Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Overview (DS890)* lists how many blocks are in each Zynq UltraScale+ MPSoC.

Table 121: Maximum Performance for 100G Ethernet Designs

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|----------------------------|---------------------------------------|-------------------------------------------------------|-------------------|---------|---------|-------------------|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 ⁽¹⁾ | -1 | -2 | -1 ⁽²⁾ | |
| F _{TX_CLK} | Transmit clock | 390.625 | 390.625 | 322.223 | 322.223 | 322.223 | MHz |
| F _{RX_CLK} | Receive clock | 390.625 | 390.625 | 322.223 | 322.223 | 322.223 | MHz |
| F _{RX_SERDES_CLK} | Receive serializer/deserializer clock | 390.625 | 390.625 | 322.223 | 322.223 | 322.223 | MHz |
| F _{DRP_CLK} | Dynamic reconfiguration port clock | 250.00 | 250.00 | 250.00 | 250.00 | 250.00 | MHz |

Notes:

1. The maximum clock frequency of 390.625 MHz only applies to the CAUI-10 interface. The maximum clock frequency for the CAUI-4 interface is 322.223 MHz.
2. The CAUI-4 interface is not supported by -1L speed grade devices where V_{CCINT}=0.72V.

Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Overview (DS890)* lists the Zynq UltraScale+ MPSoCs that include this block.

Table 122: Maximum Performance for PCI Express Designs⁽¹⁾⁽²⁾

| Symbol | Description | Speed Grade and V _{CCINT} Operating Voltages | | | | | Units |
|----------------------|-------------------------------|-------------------------------------------------------|--------|--------|--------|--------|-------|
| | | 0.90V | 0.85V | | 0.72V | | |
| | | -3 | -2 | -1 | -2 | -1 | |
| F _{PIPECLK} | Pipe clock maximum frequency. | 250.00 | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| F _{CORECLK} | Core clock maximum frequency. | 500.00 | 500.00 | 500.00 | 250.00 | 250.00 | MHz |
| F _{DRPCLK} | DRP clock maximum frequency. | 250.00 | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| F _{MCAPCLK} | MCAP clock maximum frequency. | 125.00 | 125.00 | 125.00 | 125.00 | 125.00 | MHz |

Notes:

1. PCI Express Gen4 operation is supported for x1, x2, x4, and x8 widths.
2. PCI Express Gen4 operation is supported in -3E, -2E, and -2I speed grades.

PL SYSMON I2C/PMBus Interfaces

Table 125: PL SYSMON I2C Fast Mode Interface Switching Characteristics⁽¹⁾

| Symbol | Description | Min | Max | Units |
|--------------|-------------------------|-----|-----|---------|
| T_{SMFCKL} | SCL Low time | 1.3 | – | μ s |
| T_{SMFCKH} | SCL High time | 0.6 | – | μ s |
| T_{SMFCKO} | SDAO clock-to-out delay | – | 900 | ns |
| T_{SMFDCK} | SDAI setup time | 100 | – | ns |
| F_{SMFCLK} | SCL clock frequency | – | 400 | kHz |

Notes:

1. The test conditions are configured to the LVCMOS 1.8V I/O standard.

Table 126: PL SYSMON I2C Standard Mode Interface Switching Characteristics⁽¹⁾

| Symbol | Description | Min | Max | Units |
|--------------|-------------------------|-----|------|---------|
| T_{SMSCKL} | SCL Low time | 4.7 | – | μ s |
| T_{SMSCKH} | SCL High time | 4.0 | – | μ s |
| T_{SMSCKO} | SDAO clock-to-out delay | – | 3450 | ns |
| T_{SMSDCK} | SDAI setup time | 250 | – | ns |
| F_{SMSCLK} | SCL clock frequency | – | 100 | kHz |

Notes:

1. The test conditions are configured to the LVCMOS 1.8V I/O standard.