



Welcome to [E-XFL.COM](#)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM® Cortex™ -R5 with CoreSight™
Flash Size	-
RAM Size	256KB
Peripherals	DMA, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	533MHz, 1.3GHz
Primary Attributes	Zynq®UltraScale+™ FPGA, 599K+ Logic Cells
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	900-BBGA, FCBGA
Supplier Device Package	900-FCBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xczu9cg-l2ffvc900e">https://www.e-xfl.com/product-detail/xilinx/xczu9cg-l2ffvc900e</a>

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
<b>Video Codec Unit</b>				
V <sub>CCINT_VCU</sub>	Internal supply voltage for the video codec unit.	-0.500	1.000	V
<b>PL System Monitor</b>				
V <sub>CCADC</sub>	PL System Monitor supply relative to GNDADC.	0.500	2.000	V
V <sub>REFP</sub>	PL System Monitor reference input relative to GNDADC.	0.500	2.000	V
<b>Temperature</b>				
T <sub>STG</sub>	Storage temperature (ambient).	-65	150	°C
T <sub>SOL</sub>	Maximum soldering temperature. <sup>(12)</sup>	-	260	°C
T <sub>j</sub>	Maximum junction temperature. <sup>(12)</sup>	-	125	°C

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- When operating outside of the recommended operating conditions, refer to Table 6, Table 7, and Table 8 for maximum overshoot and undershoot specifications.
- V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>.
- V<sub>CCAUX\_IO</sub> must be connected to V<sub>CCAUX</sub>.
- The lower absolute voltage specification always applies.
- If V<sub>CCO</sub> is 3.3V, the maximum voltage is 3.4V.
- For I/O operation, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- AC coupled operation is not supported for RX termination = floating.
- For GTY transceivers, DC coupled operation is not supported for RX termination = GND.
- DC coupled operation is not supported for RX termination = programmable.
- For more information on supported GTH or GTY transceiver terminations see the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
- For soldering guidelines and thermal considerations, see the *Zynq UltraScale+ MPSoC Packaging and Pinout Specifications* ([UG1075](#)).

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

Symbol	Description	Min	Typ	Max	Units
<b>PL System Monitor</b>					
V <sub>CCADC</sub>	PL System Monitor supply relative to GNDADC.	1.746	1.800	1.854	V
V <sub>REFP</sub>	PL System Monitor externally supplied reference voltage relative to GNDADC.	1.200	1.250	1.300	V
<b>Temperature</b>					
T <sub>j</sub> <sup>(13)</sup>	Junction temperature operating range for extended (E) temperature devices. <sup>(14)</sup>	0	–	100	°C
	Junction temperature operating range for industrial (I) temperature devices.	-40	–	100	°C
	Junction temperature operating range for eFUSE programming.	-40	–	125	°C

**Notes:**

1. All voltages are relative to GND.
2. For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
3. V<sub>CC\_PSINTFP\_DDR</sub> must be tied to V<sub>CC\_PSINTFP</sub>.
4. Includes V<sub>CCO\_PSDDR</sub> of 1.2V, 1.35V, 1.5V at ±5% and 1.1V +0.07V/-0.04V depending upon the tolerances required by specific memory standards.
5. Applies to all PS I/O supply banks. Includes V<sub>CCO\_PSI0</sub> of 1.8V, 2.5V, and 3.3V at ±5%.
6. If the battery-backed RAM or RTC is not used, connect V<sub>CC\_PSBATT</sub> to GND or V<sub>CC\_PSAUX</sub>. The V<sub>CC\_PSAUX</sub> maximum of 1.89V is acceptable on an unused V<sub>CC\_PSBATT</sub>.
7. V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>.
8. Includes V<sub>CCO</sub> of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/-5%.
9. V<sub>CCAUX\_IO</sub> must be connected to V<sub>CCAUX</sub>.
10. The lower absolute voltage specification always applies.
11. A total of 200 mA per bank should not be exceeded.
12. Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
13. Xilinx recommends measuring the T<sub>j</sub> of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 69](#) and [Table 124](#)) must be accounted for in your design. For example, when using the PL system monitor with an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T<sub>j</sub> (100°C – 3°C = 97°C).
14. Devices labeled with the speed/temperature grade of -2LE normally operate under Extended (E) temperature grade specifications with a maximum junction temperature of 100°C. However, E temperature grade devices can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do at 100°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T<sub>j</sub> = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.

## Available Speed Grades and Operating Voltages

**Table 3** describes the speed grades per device and the  $V_{CCINT}$  operating supply voltages for the full-power, low-power, and DDR domains. For more information on selecting devices and speed grades, see the *UltraScale Architecture and Product Overview* ([DS890](#)).

**Table 3: Available Speed Grades and Operating Voltages**

Speed Grade	$V_{CCINT}$	$V_{CC\_PSINTLP}$	$V_{CC\_PSINTFP}$	$V_{CC\_PSINTFP\_DDR}$	Units
-3E	0.90	0.90	0.90	0.90	V
-2E	0.85	0.85	0.85	0.85	V
-2I	0.85	0.85	0.85	0.85	V
-2LE	0.85	0.85	0.85	0.85	V
-1E	0.85	0.85	0.85	0.85	V
-1I	0.85	0.85	0.85	0.85	V
-1LI	0.85	0.85	0.85	0.85	V
-2LE	0.72	0.85	0.85	0.85	V
-1LI	0.72	0.85	0.85	0.85	V

## DC Characteristics Over Recommended Operating Conditions

**Table 4: DC Characteristics Over Recommended Operating Conditions**

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$V_{DRINT}$	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost).	0.68	—	—	V
$V_{DRAUX}$	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost).	1.5	—	—	V
$I_{REF}$	$V_{REF}$ leakage current per pin.	—	—	15	$\mu A$
$I_L$	Input or output leakage current per pin (sample-tested). <sup>(2)</sup>	—	—	15	$\mu A$
$C_{IN}^{(3)}$	Die input capacitance at the pad (HP I/O).	—	—	3.1	pF
	Die input capacitance at the pad (HD I/O).	—	—	4.75	pF
$I_{RPU}$	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 3.3V$ .	75	—	190	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 2.5V$ .	50	—	169	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.8V$ .	60	—	120	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.5V$ .	30	—	120	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.2V$ .	10	—	100	$\mu A$
$I_{RPD}$	Pad pull-down (when selected) at $V_{IN} = 3.3V$ .	60	—	200	$\mu A$
	Pad pull-down (when selected) at $V_{IN} = 1.8V$ .	29	—	120	$\mu A$
$I_{CCADCONPL}$	Analog supply current for the PL SYSMON circuits in the power-up state.	—	—	8	mA
$I_{CCADCONPS}$	Analog supply current for the PS SYSMON circuits in the power-up state.	—	—	10	mA
$I_{CCADCOFFPL}$	Analog supply current for the PL SYSMON circuits in the power-down state.	—	—	1.5	mA
$I_{CCADCOFFPS}$	Analog supply current for the PS SYSMON circuits in the power-down state.	—	—	1.8	mA

## Quiescent Supply Current

Table 9: Typical Quiescent Supply Current<sup>(1)(2)(3)(4)</sup>

Symbol	Description	Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units		
			0.90V		0.85V		0.72V			
			-3	-2	-1	-2	-1			
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current.	XCZU2	N/A	393	393	344	344	mA		
		XCZU3	N/A	393	393	344	344	mA		
		XCZU4	719	684	684	601	601	mA		
		XCZU5	719	684	684	601	601	mA		
		XCZU6	1629	1549	1549	1358	1358	mA		
		XCZU7	1263	1201	1201	1055	1055	mA		
		XCZU9	1629	1549	1549	1358	1358	mA		
		XCZU11	1786	1699	1699	1491	1491	mA		
		XCZU15	1987	1890	1890	1660	1660	mA		
		XCZU17	2728	2594	2594	2275	2275	mA		
I <sub>CCINT_IOQ</sub>	Quiescent V <sub>CCINT_IO</sub> supply current.	XCZU19	2728	2594	2594	2275	2275	mA		
		XCZU2	N/A	44	44	44	44	mA		
		XCZU3	N/A	44	44	44	44	mA		
		XCZU4	61	59	59	59	59	mA		
		XCZU5	61	59	59	59	59	mA		
		XCZU6	61	59	59	59	59	mA		
		XCZU7	120	115	115	115	115	mA		
		XCZU9	61	59	59	59	59	mA		
		XCZU11	120	115	115	115	115	mA		
		XCZU15	61	59	59	59	59	mA		
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current.	XCZU17	164	158	158	158	158	mA		
		XCZU19	164	158	158	158	158	mA		
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current.	All devices	1	1	1	1	1	mA		
		XCZU2	N/A	55	55	55	55	mA		
		XCZU3	N/A	55	55	55	55	mA		
		XCZU4	90	90	90	90	90	mA		
		XCZU5	90	90	90	90	90	mA		
		XCZU6	227	227	227	227	227	mA		
		XCZU7	174	174	174	174	174	mA		
		XCZU9	227	227	227	227	227	mA		
		XCZU11	255	255	255	255	255	mA		
		XCZU15	266	266	266	266	266	mA		
		XCZU17	396	396	396	396	396	mA		
		XCZU19	396	396	396	396	396	mA		

Table 11: Power Supply Ramp Time (Cont'd)

Symbol	Description	Min	Max	Units
T <sub>VCCO_PSDDR</sub>	Ramp time from GND to 95% of V <sub>CCO_PSDDR</sub> .	0.2	40	ms
T <sub>VCC_PSDDR_PLL</sub>	Ramp time from GND to 95% of V <sub>CC_PSDDR_PLL</sub> .	0.2	40	ms
T <sub>VCCO_PSIO</sub>	Ramp time from GND to 95% of V <sub>CCO_PSIO</sub> .	0.2	40	ms

## DC Input and Output Levels

Values for V<sub>IL</sub> and V<sub>IH</sub> are recommended input voltages. Values for I<sub>OL</sub> and I<sub>OH</sub> are guaranteed over the recommended operating conditions at the V<sub>OL</sub> and V<sub>OH</sub> test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V<sub>CCO</sub> with the respective V<sub>OL</sub> and V<sub>OH</sub> voltage levels shown. Other standards are sample tested.

## PS I/O Levels

Table 12: PS MIO and CONFIG DC Input and Output Levels<sup>(1)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVCMOS33	-0.300	0.800	2.000	V <sub>CCO_PSIO</sub>	0.40	2.40	12	-12
LVCMOS25	-0.300	0.700	1.700	V <sub>CCO_PSIO</sub> + 0.30	0.70	1.70	12	-12
LVCMOS18	-0.300	35% V <sub>CCO_PSIO</sub>	65% V <sub>CCO_PSIO</sub>	V <sub>CCO_PSIO</sub> + 0.30	0.45	V <sub>CCO_PSIO</sub> - 0.45	12	-12

### Notes:

- Tested according to relevant specifications.

Table 13: PS DDR DC Input and Output Levels<sup>(1)</sup>

DDR Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub> <sup>(2)</sup>		V <sub>OH</sub> <sup>(2)</sup>		I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA		
DDR4	0.000	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO_PSDDR</sub>	0.8 x V <sub>CCO_PSDDR</sub> - 0.150	0.8 x V <sub>CCO_PSDDR</sub> + 0.150	10	-0.1		
LPDDR4	0.000	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO_PSDDR</sub>	0.3 x V <sub>CCO_PSDDR</sub> - 0.150	0.3 x V <sub>CCO_PSDDR</sub> + 0.150	0.1	-10		
DDR3	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO_PSDDR</sub>	0.5 x V <sub>CCO_PSDDR</sub> - 0.175	0.5 x V <sub>CCO_PSDDR</sub> + 0.175	8	-8		
LPDDR3	0.000	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO_PSDDR</sub>	0.5 x V <sub>CCO_PSDDR</sub> - 0.150	0.5 x V <sub>CCO_PSDDR</sub> + 0.150	8	-8		
DDR3L	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO_PSDDR</sub>	0.5 x V <sub>CCO_PSDDR</sub> - 0.150	0.5 x V <sub>CCO_PSDDR</sub> + 0.150	8	-8		

### Notes:

- Tested according to relevant specifications.
- DDR4 V<sub>OL</sub>/V<sub>OH</sub> specifications are only applicable for DQ/DQS pins.

Table 17: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> (V) <sup>(1)</sup>			V <sub>ID</sub> (V) <sup>(2)</sup>			V <sub>ILHS</sub> <sup>(3)</sup>	V <sub>IHHS</sub> <sup>(3)</sup>	V <sub>OCM</sub> (V) <sup>(4)</sup>			V <sub>OD</sub> (V) <sup>(5)</sup>		
	Min	Typ	Max	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
SUB_LVDS <sup>(8)</sup>	0.500	0.900	1.300	0.070	—	—	—	—	0.700	0.900	1.100	0.100	0.150	0.200
LVPECL	0.300	1.200	1.425	0.100	0.350	0.600	—	—	—	—	—	—	—	—
SLVS_400_18	0.070	0.200	0.330	0.140	—	0.450	—	—	—	—	—	—	—	—
SLVS_400_25	0.070	0.200	0.330	0.140	—	0.450	—	—	—	—	—	—	—	—
MIPI_DPHY_DC1_HS <sup>(9)</sup>	0.070	—	0.330	0.070	—	—	-0.040	0.460	0.150	0.200	0.250	0.140	0.200	0.270

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage ( $Q - \bar{Q}$ ).
3. V<sub>IHHS</sub> and V<sub>ILHS</sub> are the single-ended input high and low voltages, respectively.
4. V<sub>OCM</sub> is the output common mode voltage.
5. V<sub>OD</sub> is the output differential voltage ( $Q - \bar{Q}$ ).
6. LVDS\_25 is specified in Table 23.
7. LVDS is specified in Table 24.
8. Only the SUB\_LVDS receiver is supported in HD I/O banks.
9. High-speed option for MIPI\_DPHY\_DC1. The V<sub>ID</sub> maximum is aligned with the standard's specification. A higher V<sub>ID</sub> is acceptable as long as the V<sub>IN</sub> specification is also met.

Table 18: Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks

I/O Standard	V <sub>ICM</sub> (V) <sup>(1)</sup>			V <sub>ID</sub> (V) <sup>(2)</sup>		V <sub>OL</sub> (V) <sup>(3)</sup>	V <sub>OH</sub> (V) <sup>(4)</sup>	I <sub>OL</sub>	I <sub>OH</sub>
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> – 0.400	8.0	-8.0
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> – 0.400	8.0	-8.0
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
DIFF_SSTL12	0.300	0.600	0.850	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	14.25	-14.25
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	-8.9
DIFF_SSTL135_II	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	-13.0
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	-8.9
DIFF_SSTL15_II	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	-13.0
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	8.0	-8.0
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.600	(V <sub>CCO</sub> /2) + 0.600	13.4	-13.4

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 26](#) correlates the current status of the Zynq UltraScale+ MPSoC on a per speed grade basis. See [Table 3](#) for operating voltages listed by speed grade.

*Table 26: Speed Grade Designations by Device*

Device	Speed Grade, Temperature Ranges, and $V_{CCINT}$ Operating Voltages		
	Advance	Preliminary	Production
XCZU2CG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU2EG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU3CG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU3EG	-2LE ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.72V$ )		-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ) -1I ( $V_{CCINT} = 0.85V$ )
XCZU4CG	-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU4EG	-3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU4EV	-3E ( $V_{CCINT} = 0.90V$ ), -2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		
XCZU5CG	-2E ( $V_{CCINT} = 0.85V$ ) -2I ( $V_{CCINT} = 0.85V$ ), -2LE ( $V_{CCINT} = 0.85V$ ) -1E ( $V_{CCINT} = 0.85V$ ), -1I ( $V_{CCINT} = 0.85V$ ) -1LI ( $V_{CCINT} = 0.85V$ ) -2LE ( $V_{CCINT} = 0.72V$ ), -1LI ( $V_{CCINT} = 0.72V$ )		

Table 26: Speed Grade Designations by Device (Cont'd)

Device	Speed Grade, Temperature Ranges, and V <sub>CCINT</sub> Operating Voltages		
	Advance	Preliminary	Production
XCZU11EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU15EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU17EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		
XCZU19EG	-3E (V <sub>CCINT</sub> = 0.90V), -2E (V <sub>CCINT</sub> = 0.85V) -2I (V <sub>CCINT</sub> = 0.85V), -2LE (V <sub>CCINT</sub> = 0.85V) -1E (V <sub>CCINT</sub> = 0.85V), -1I (V <sub>CCINT</sub> = 0.85V) -1LI (V <sub>CCINT</sub> = 0.85V) -2LE (V <sub>CCINT</sub> = 0.72V), -1LI (V <sub>CCINT</sub> = 0.72V)		

**Notes:**

1. The lowest power -1L and -2L devices, where V<sub>CCINT</sub> = 0.72V, are listed in the Vivado Design Suite as -1LV and -2LV respectively.

Table 45: SD/SDIO Interface<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
$F_{SDSDRCLK2}$	SDR50 mode device clock frequency.	–	100	MHz
	SDR25 mode device clock frequency.	–	50	MHz
<b>SD/SDIO Interface SDR12</b>				
$T_{DCSDHSCLK3}$	SD device clock duty cycle.	40	60	%
$T_{SDSDRCKO3}$	Clock to output delay, all outputs.	1.0	36.8	ns
$T_{SDSDRCK3}$	Input setup time, all inputs.	24.0	–	ns
$T_{SDSDRCKD3}$	Input hold time, all inputs.	1.5	–	ns
$F_{SDSDRCLK3}$	SDR12 mode device clock frequency.	–	25	MHz
<b>SD/SDIO Interface High-Speed Mode</b>				
$T_{DCSDHSCLK}$	SD device clock duty cycle.	47	53	%
$T_{SDHSCKO}$	Clock to output delay, all outputs. <sup>(2)</sup>	2.2	13.8	ns
$T_{SDHSDIVW}$	Input valid data window. <sup>(3)</sup>	0.35	–	UI
$F_{SDHSCLK}$	High-speed mode SD device clock frequency.	–	50	MHz
<b>SD/SDIO Interface Standard Mode</b>				
$T_{DCSDSCLK}$	SD device clock duty cycle.	45	55	%
$T_{SDSCKO}$	Clock to output delay, all outputs.	–2.0	4.5	ns
$T_{SDSDCK}$	Input setup time, all inputs.	2.0	–	ns
$T_{SDSCKD}$	Input hold time, all inputs.	2.0	–	ns
$F_{SDIDCLK}$	Clock frequency in identification mode.	–	400	KHz
$F_{SDSCLK}$	Standard SD device clock frequency.	–	19	MHz

**Notes:**

1. The test conditions SD/SDIO standard mode (default speed mode) use an 8 mA drive strength, fast slew rate, and a 30 pF load. For SD/SDIO high-speed mode, the test conditions use a 12 mA drive strength, fast slew rate, and a 30 pF load. For other SD/SDIO modes, the test conditions use a 12 mA drive strength, fast slew rate, and a 15 pF load.
2. This specification is achieved using pre-determined DLL tuning.
3. This specification is required for capturing input data using DLL tuning.

Table 76: IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>					T <sub>OUTBUF_DELAY_O_PAD</sub>					T <sub>OUTBUF_DELAY_TD_PAD</sub>					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
SSTL135_DCI_S	0.366	0.366	0.399	0.366	0.399	0.746	0.746	0.799	0.746	0.799	0.829	0.829	0.893	0.829	0.893	ns
SSTL135_F	0.378	0.378	0.399	0.378	0.399	0.408	0.408	0.428	0.408	0.428	0.528	0.528	0.561	0.528	0.561	ns
SSTL135_M	0.378	0.378	0.399	0.378	0.399	0.555	0.555	0.585	0.555	0.585	0.641	0.641	0.679	0.641	0.679	ns
SSTL135_S	0.378	0.378	0.399	0.378	0.399	0.772	0.772	0.823	0.772	0.823	0.827	0.827	0.878	0.827	0.878	ns
SSTL15_DCI_F	0.402	0.402	0.417	0.402	0.417	0.412	0.412	0.429	0.412	0.429	0.531	0.531	0.563	0.531	0.563	ns
SSTL15_DCI_M	0.402	0.402	0.417	0.402	0.417	0.553	0.553	0.583	0.553	0.583	0.645	0.645	0.685	0.645	0.685	ns
SSTL15_DCI_S	0.402	0.402	0.417	0.402	0.417	0.768	0.768	0.822	0.768	0.822	0.847	0.847	0.912	0.847	0.912	ns
SSTL15_F	0.371	0.371	0.400	0.371	0.400	0.408	0.408	0.428	0.408	0.428	0.530	0.530	0.556	0.530	0.556	ns
SSTL15_M	0.371	0.371	0.400	0.371	0.400	0.554	0.554	0.585	0.554	0.585	0.639	0.639	0.677	0.639	0.677	ns
SSTL15_S	0.371	0.371	0.400	0.371	0.400	0.767	0.767	0.817	0.767	0.817	0.813	0.813	0.867	0.813	0.867	ns
SSTL18_I_DCI_F	0.329	0.329	0.336	0.329	0.336	0.445	0.445	0.461	0.445	0.461	0.566	0.566	0.595	0.566	0.595	ns
SSTL18_I_DCI_M	0.329	0.329	0.336	0.329	0.336	0.554	0.554	0.585	0.554	0.585	0.644	0.644	0.683	0.644	0.683	ns
SSTL18_I_DCI_S	0.329	0.329	0.336	0.329	0.336	0.762	0.762	0.818	0.762	0.818	0.837	0.837	0.899	0.837	0.899	ns
SSTL18_I_F	0.316	0.316	0.337	0.316	0.337	0.454	0.454	0.476	0.454	0.476	0.578	0.578	0.608	0.578	0.608	ns
SSTL18_I_M	0.316	0.316	0.337	0.316	0.337	0.571	0.571	0.603	0.571	0.603	0.652	0.652	0.692	0.652	0.692	ns
SSTL18_I_S	0.316	0.316	0.337	0.316	0.337	0.782	0.782	0.835	0.782	0.835	0.816	0.816	0.870	0.816	0.870	ns
SUB_LVDS	0.539	0.539	0.620	0.539	0.620	0.660	0.660	0.692	0.660	0.692	969.863	969.863	969.863	969.863	969.863	ns

## IOB 3-state Output Switching Characteristics

Table 77 specifies the values of T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> and T<sub>INBUF\_DELAY\_IBUFDIS\_O</sub>. T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>INBUF\_DELAY\_IBUFDIS\_O</sub> is the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> when the DCITERMDISABLE pin is used. In HD I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>OUTBUF\_DELAY\_TE\_PAD</sub> when the INTERMDISABLE pin is used.

Table 77: IOB 3-state Output Switching Characteristics

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units
		0.90V		0.85V		0.72V	
		-3	-2	-1	-2	-1	
T <sub>OUTBUF_DELAY_TE_PAD</sub>	T input to pad high-impedance for HD I/O banks	6.318	6.318	6.369	6.318	6.369	ns
	T input to pad high-impedance for HP I/O banks	5.330	5.330	5.341	5.330	5.341	ns
T <sub>INBUF_DELAY_IBUFDIS_O</sub>	IBUF turn-on time from IBUFDISABLE to O output for HD I/O banks	2.266	2.266	2.430	2.266	2.430	ns
	IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks	0.936	0.936	1.037	0.936	1.037	ns

Table 78: Input Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	$V_L^{(1)(2)}$	$V_H^{(1)(2)}$	$V_{MEAS}^{(1)(4)(6)}$	$V_{REF}^{(1)(3)(5)}$
SUB_LVDS, 1.8V	SUB_LVDS	0.9 – 0.125	0.9 + 0.125	0 <sup>(6)</sup>	–
SLVS, 1.8V	SLVS_400_18	0.9 – 0.125	0.9 + 0.125	0 <sup>(6)</sup>	–
SLVS, 2.5V	SLVS_400_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
LVPECL, 2.5V	LVPECL	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
MIPI D-PHY (high speed) 1.2V	MIPI_DPHY_DCI_HS	0.2 – 0.125	0.2 + 0.125	0 <sup>(6)</sup>	–
MIPI D-PHY (low power) 1.2V	MIPI_DPHY_DCI_LP	0.715 – 0.2	0.715 + 0.2	0 <sup>(6)</sup>	–

**Notes:**

1. The input delay measurement methodology parameters for LVDCI/HSLVDCI are the same for LVCMS standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}/V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 1.
6. The value given is the differential input voltage.

## UltraRAM Switching Characteristics

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoC that include this memory.

*Table 81: UltraRAM Switching Characteristics*

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Maximum Frequency</b>								
$F_{MAX}$	UltraRAM maximum frequency with OREG_B = True.	650	600	575	500	481	MHz	
$F_{MAX\_ECC}$	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = True.	450	400	386	325	315	MHz	
$F_{MAX\_NORPIPELINE}$	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = False.	550	500	478	425	408	MHz	
$T_{PW}^{(1)}$	Minimum pulse width.	650	700	730	800	832	ps	
$T_{RSTPW}$	Asynchronous reset minimum pulse width. One cycle required.	1 clock cycle						

**Notes:**

1. The MMCM and PLL DUTY\_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

## Input/Output Delay Switching Characteristics

*Table 82: Input/Output Delay Switching Characteristics*

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
$F_{REFCLK}$	REFCLK frequency for IDELAYCTRL (component mode).	300 to 800					MHz	
	REFCLK frequency for BITSLICE_CONTROL (native mode). <sup>(1)</sup>	300 to 2666.67	300 to 2666.67	300 to 2400	300 to 2400	300 to 2133	MHz	
$T_{MINPER\_CLK}$	Minimum period for IODELAY clock.	3.195	3.195	3.195	3.195	3.195	ns	
$T_{MINPER\_RST}$	Minimum reset pulse width.	52.00					ns	
$T_{IDELAY\_RESOLUTION}/T_{ODELAY\_RESOLUTION}$	IDELAY/ODELAY chain resolution.	2.1 to 12					ps	

**Notes:**

1. PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY\_MODE = VCO\_HALF, the minimum frequency is PLL\_FVCOMIN/2.

Table 88: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.</b>									
TICKOF_FAR	Global clock input and output flip-flop without MMCM (far clock region).	XCZU2	N/A	5.27	5.68	5.80	6.13	ns	
		XCZU3	N/A	5.27	5.68	5.80	6.13	ns	
		XCZU4	5.07	6.06	6.61	6.23	7.10	ns	
		XCZU5	5.07	6.06	6.61	6.23	7.10	ns	
		XCZU6	5.38	6.49	6.97	7.14	7.59	ns	
		XCZU7	5.39	6.54	7.01	7.16	7.62	ns	
		XCZU9	5.38	6.49	6.97	7.14	7.59	ns	
		XCZU11	6.18	7.41	8.11	7.66	8.99	ns	
		XCZU15	5.38	6.49	6.96	7.19	7.71	ns	
		XCZU17	6.21	7.53	8.07	8.36	8.90	ns	
		XCZU19	6.21	7.53	8.07	8.36	8.90	ns	

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 89: Global Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM.</b>									
TICKOFMMCMCC	Global clock input and output flip-flop with MMCM.	XCZU2	N/A	2.22	2.43	2.96	2.94	ns	
		XCZU3	N/A	2.22	2.43	2.96	2.94	ns	
		XCZU4	2.47	2.47	2.78	3.04	3.35	ns	
		XCZU5	2.47	2.47	2.78	3.04	3.35	ns	
		XCZU6	2.15	2.15	2.36	2.86	2.86	ns	
		XCZU7	2.32	2.32	2.57	3.06	3.13	ns	
		XCZU9	2.15	2.15	2.36	2.86	2.86	ns	
		XCZU11	2.64	2.64	2.96	3.25	3.55	ns	
		XCZU15	2.18	2.18	2.38	2.88	2.90	ns	
		XCZU17	2.44	2.44	2.66	3.19	3.17	ns	
		XCZU19	2.44	2.44	2.66	3.19	3.17	ns	

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 91: Global Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard.<sup>(1)(2)(3)</sup></b>									
$T_{PSMMCMCC\_ZU2}$	Global clock input and input flip-flop (or latch) with MMCM.	Setup Hold	XCZU2	N/A	1.83	1.96	2.29	2.48	ns
$T_{PHMMCMCC\_ZU2}$					-0.19	-0.19	0.13	0.13	ns
$T_{PSMMCMCC\_ZU3}$		Setup Hold	XCZU3	N/A	1.83	1.96	2.29	2.48	ns
$T_{PHMMCMCC\_ZU3}$					-0.19	-0.19	0.13	0.13	ns
$T_{PSMMCMCC\_ZU4}$		Setup Hold	XCZU4	1.96	1.96	2.10	2.49	2.59	ns
$T_{PHMMCMCC\_ZU4}$					-0.12	-0.12	-0.12	0.27	0.48
$T_{PSMMCMCC\_ZU5}$		Setup Hold	XCZU5	1.96	1.96	2.10	2.49	2.59	ns
$T_{PHMMCMCC\_ZU5}$					-0.12	-0.12	-0.12	0.27	0.48
$T_{PSMMCMCC\_ZU6}$		Setup Hold	XCZU6	1.97	2.00	2.12	2.26	2.44	ns
$T_{PHMMCMCC\_ZU6}$					-0.11	-0.11	-0.11	0.16	0.18
$T_{PSMMCMCC\_ZU7}$		Setup Hold	XCZU7	1.91	1.91	2.02	2.45	2.70	ns
$T_{PHMMCMCC\_ZU7}$					-0.14	-0.14	-0.14	0.37	0.38
$T_{PSMMCMCC\_ZU9}$		Setup Hold	XCZU9	1.97	2.00	2.12	2.26	2.44	ns
$T_{PHMMCMCC\_ZU9}$					-0.11	-0.11	-0.11	0.16	0.18
$T_{PSMMCMCC\_ZU11}$		Setup Hold	XCZU11	2.08	2.08	2.23	2.59	2.75	ns
$T_{PHMMCMCC\_ZU11}$					-0.08	-0.08	0.04	0.35	0.74
$T_{PSMMCMCC\_ZU15}$		Setup Hold	XCZU15	1.96	1.99	2.12	2.26	2.44	ns
$T_{PHMMCMCC\_ZU15}$					-0.10	-0.10	-0.10	0.17	0.19
$T_{PSMMCMCC\_ZU17}$		Setup Hold	XCZU17	1.89	1.89	2.03	2.36	2.55	ns
$T_{PHMMCMCC\_ZU17}$					-0.16	-0.16	-0.16	0.31	0.34
$T_{PSMMCMCC\_ZU19}$		Setup Hold	XCZU19	1.89	1.89	2.03	2.36	2.55	ns
$T_{PHMMCMCC\_ZU19}$					-0.16	-0.16	-0.16	0.31	0.34

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

# GTH Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoCs that include the GTH transceivers.

## GTH Transceiver DC Input and Output Levels

**Table 94** summarizes the DC specifications of the GTH transceivers in Zynq UltraScale+ MPSoC. Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further details.

Table 94: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage (external AC coupled).	> 10.3125 Gb/s	150	—	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	—	1250	mV
		≤ 6.6 Gb/s	150	—	2000	mV
V <sub>IN</sub>	Single-ended input voltage. Voltage measured at the pin referenced to GND.	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-400	—	V <sub>MGTAVTT</sub>	mV
V <sub>CMIN</sub>	Common mode input voltage.	DC coupled V <sub>MGTAVTT</sub> = 1.2V	—	2/3 V <sub>MGTAVTT</sub>	—	mV
D <sub>VPPOUT</sub>	Differential peak-to-peak output voltage. <sup>(1)</sup>	Transmitter output swing is set to 11111	800	—	—	mV
V <sub>CMOUTDC</sub>	Common mode output voltage: DC coupled (equation based).	When remote RX is terminated to GND	V <sub>MGTAVTT</sub> /2 - D <sub>VPPOUT</sub> /4			mV
		When remote RX termination is floating	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			mV
		When remote RX is terminated to V <sub>RX_TERM</sub> <sup>(2)</sup>	V <sub>MGTAVTT</sub> - $\frac{D_{VPPOUT}}{4} - \left( \frac{V_{MGTAVTT} - V_{RX\_TERM}}{2} \right)$			mV
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled (equation based).	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			—	mV
R <sub>IN</sub>	Differential input resistance.	—	100	—	—	Ω
R <sub>OUT</sub>	Differential output resistance.	—	100	—	—	Ω
T <sub>OSKEW</sub>	Transmitter output pair (TXP and TXN) intra-pair skew (all packages).	—	—	10	—	ps
C <sub>EXT</sub>	Recommended external AC coupling capacitor. <sup>(3)</sup>	—	100	—	—	nF

**Notes:**

1. The output swing and pre-emphasis levels are programmable using the attributes discussed in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)), and can result in values lower than reported in this table.
2. V<sub>RX\_TERM</sub> is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.

## GTH Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further information.

*Table 97: GTH Transceiver Performance*

Symbol	Description	Output Divider	Speed Grade and V <sub>CCINT</sub> Operating Voltages								Units	
			0.90V		0.85V			0.72V				
			-3	-2	-1	-2	-1					
F <sub>GTHMAX</sub>	GTH maximum line rate.		16.375 <sup>(1)</sup>	16.375 <sup>(1)</sup>	12.5	12.5	10.3125	Gb/s				
F <sub>GTHMIN</sub>	GTH minimum line rate.		0.5	0.5	0.5	0.5	0.5	Gb/s				
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>GTHCRANGE</sub>	CPLL line rate range <sup>(2)</sup> .	1	4	12.5	4	12.5	4	8.5	4	8.5	Gb/s	
		2	2	6.25	2	6.25	2	4.25	2	4.25	Gb/s	
		4	1	3.125	1	3.125	1	2.125	1	2.125	Gb/s	
		8	0.5	1.5625	0.5	1.5625	0.5	1.0625	0.5	1.0625	Gb/s	
		16					N/A				Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>GTHQRANGE1</sub>	QPLL0 line rate range <sup>(3)</sup> .	1	9.8	16.375	9.8	16.375	9.8	12.5	9.8	12.5	10.3125 Gb/s	
		2	4.9	8.1875	4.9	8.1875	4.9	8.15	4.9	8.1875	4.9 8.15 Gb/s	
		4	2.45	4.0938	2.45	4.0938	2.45	4.075	2.45	4.0938	2.45 4.075 Gb/s	
		8	1.225	2.0469	1.225	2.0469	1.225	2.0375	1.225	2.0469	1.225 2.0375 Gb/s	
		16	0.6125	1.0234	0.6125	1.0234	0.6125	1.0188	0.6125	1.0234	0.6125 1.0188 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>GTHQRANGE2</sub>	QPLL1 line rate range <sup>(4)</sup> .	1	8.0	13.0	8.0	13.0	8.0	12.5	8.0	12.5	10.3125 Gb/s	
		2	4.0	6.5	4.0	6.5	4.0	6.5	4.0	6.5	4.0 6.5 Gb/s	
		4	2.0	3.25	2.0	3.25	2.0	3.25	2.0	3.25	2.0 3.25 Gb/s	
		8	1.0	1.625	1.0	1.625	1.0	1.625	1.0	1.625	1.0 1.625 Gb/s	
		16	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5 0.8125 Gb/s	
			Min	Max	Min	Max	Min	Max	Min	Max		
F <sub>CPLL RANGE</sub>	CPLL frequency range.	2	6.25	2	6.25	2	4.25	2	4.25	2	4.25 GHz	
F <sub>QPLL0 RANGE</sub>	QPLL0 frequency range.	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375 GHz	
F <sub>QPLL1 RANGE</sub>	QPLL1 frequency range.	8	13	8	13	8	13	8	13	8	13 GHz	

**Notes:**

1. GTH transceiver line rates in the SFVC784 package support data rates up to 12.5 Gb/s.
2. The values listed are the rounded results of the calculated equation (2 x CPLL\_Frequency)/Output\_Divider.
3. The values listed are the rounded results of the calculated equation (QPLL0\_Frequency)/Output\_Divider.
4. The values listed are the rounded results of the calculated equation (QPLL1\_Frequency)/Output\_Divider.

*Table 98: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics*

Symbol	Description	All Speed Grades	Units
F <sub>GTHDRPCLK</sub>	GTHDRPCLK maximum frequency.	250	MHz

Table 105: GTH Transceiver Protocol List

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR <sup>(1)</sup>	IEEE 802.3-2012	10.3125	Compliant
40GBASE-KR	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328–11.10	Compliant
XFP	INF-8077i, revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
5.0G Ethernet	IEEE 802.3bx (PAR)	5	Compliant
2.5G Ethernet	IEEE 802.3bx (PAR)	2.5	Compliant
HiGig, HiGig+, HiGig2	IEEE 802.3-2012	3.74, 6.6	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555–9.956	Compliant
TFI-5	OIF-TFI5-0.1.0	2.488	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11G-SR	4.25–12.5	Compliant
PCIe Gen1, 2, 3	PCI Express base 3.0	2.5, 5.0, and 8.0	Compliant
SDI <sup>(2)</sup>	SMPTE 424M-2006	0.27–2.97	Compliant
UHD-SDI <sup>(2)</sup>	SMPTE ST-2081 6G, SMPTE ST-2082 12G	6 and 12	Compliant
Hybrid memory cube (HMC)	HMC-15G-SR	10, 12.5, and 15.0	Compliant
MoSys Bandwidth Engine	CEI-11-SR and CEI-11-SR (overclocked)	10.3125, 15.5	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144–12.165	Compliant
HDMI <sup>(2)</sup>	HDMI 2.0	All	Compliant
Passive optical network (PON)	10G-EAPON, 1G-EAPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant
Serial RapidIO	RapidIO specification 3.1	1.25–10.3125	Compliant
DisplayPort <sup>(2)</sup>	DP 1.2B CTS	1.62–5.4	Compliant
Fibre channel	FC-PI-4	1.0625–14.025	Compliant
SATA Gen1, 2, 3	Serial ATA revision 3.0 specification	1.5, 3.0, and 6.0	Compliant
SAS Gen1, 2, 3	T10/BSR INCITS 519	3.0, 6.0, and 12.0	Compliant
SFI-5	OIF-SFI5-01.0	0.625–12.5	Compliant
Aurora	CEI-6G, CEI-11G-LR	up to 11.180997	Compliant

**Notes:**

1. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
2. This protocol requires external circuitry to achieve compliance.

## Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale+ Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Overview* ([DS890](#)) lists how many blocks are in each Zynq UltraScale+ MPSoC.

**Table 121: Maximum Performance for 100G Ethernet Designs**

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3	-2 <sup>(1)</sup>	-1	-2	-1 <sup>(2)</sup>		
$F_{TX\_CLK}$	Transmit clock	390.625	390.625	322.223	322.223	322.223	MHz	
$F_{RX\_CLK}$	Receive clock	390.625	390.625	322.223	322.223	322.223	MHz	
$F_{RX\_SERDES\_CLK}$	Receive serializer/deserializer clock	390.625	390.625	322.223	322.223	322.223	MHz	
$F_{DRP\_CLK}$	Dynamic reconfiguration port clock	250.00	250.00	250.00	250.00	250.00	MHz	

**Notes:**

1. The maximum clock frequency of 390.625 MHz only applies to the CAUI-10 interface. The maximum clock frequency for the CAUI-4 interface is 322.223 MHz.
2. The CAUI-4 interface is not supported by -1L speed grade devices where  $V_{CCINT}=0.72V$ .

## Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoCs that include this block.

**Table 122: Maximum Performance for PCI Express Designs<sup>(1)(2)</sup>**

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3	-2	-1	-2	-1		
$F_{PIPECLK}$	Pipe clock maximum frequency.	250.00	250.00	250.00	250.00	250.00	MHz	
$F_{CORECLK}$	Core clock maximum frequency.	500.00	500.00	500.00	250.00	250.00	MHz	
$F_{DRPCLK}$	DRP clock maximum frequency.	250.00	250.00	250.00	250.00	250.00	MHz	
$F_{MCAPCLK}$	MCAP clock maximum frequency.	125.00	125.00	125.00	125.00	125.00	MHz	

**Notes:**

1. PCI Express Gen4 operation is supported for x1, x2, x4, and x8 widths.
2. PCI Express Gen4 operation is supported in -3E, -2E, and -2I speed grades.

## Video Codec Performance

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Zynq UltraScale+ MPSoC EV devices that include the Video Codec unit (VCU).

*Table 123: VCU Performance*

Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
	0.90V	0.85V		0.72V			
	-3	-2	-1	-2	-1		
Video Codec decoder block maximum frequency (H.264/5 10-bit 4:2:2)	667	667	667	667	667	MHz	

## PL System Monitor Specifications

*Table 124: PL SYSMON Specifications*

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 3\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 5.2$ MHz, $T_j = -40^{\circ}C$ to $100^{\circ}C$ , typical values at $T_j = 40^{\circ}C$						
<b>ADC Accuracy<sup>(1)</sup></b>						
Resolution			10	–	–	Bits
Integral nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 1.5$	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs
Offset error		Offset calibration enabled	–	–	$\pm 2$	LSBs
Gain error			–	–	$\pm 0.4$	%
Sample rate			–	–	0.2	MS/s
RMS code noise		External 1.25V reference	–	–	1	LSBs
		On-chip reference	–	1	–	LSBs
<b>ADC Accuracy at Extended Temperatures</b>						
Resolution		$T_j = -55^{\circ}C$ to $125^{\circ}C$	10	–	–	Bits
Integral nonlinearity <sup>(2)</sup>	INL	$T_j = -55^{\circ}C$ to $125^{\circ}C$	–	–	$\pm 1.5$	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic ( $T_j = -55^{\circ}C$ to $125^{\circ}C$ )	–	–	$\pm 1$	
<b>Analog Inputs<sup>(2)</sup></b>						
ADC input ranges		Unipolar operation	0	–	1	V
		Bipolar operation	-0.5	–	+0.5	V
		Unipolar common mode range (FS input)	0	–	+0.5	V
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V
Maximum external channel input ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	–	$V_{CCADC}$	V

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos); IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos).

## Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.