



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M4   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 50MHz   |
| Connectivity               | I²C, IrDA, SPI, UART/USART  |
| Peripherals                | DMA, I²S, LVD, POR, PWM, WDT  |
| Number of I/O              | 60  |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 64K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D 24x16b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 80-LQFP   |
| Supplier Device Package    | 80-FQFP (12x12)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk11dn512avlk5">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk11dn512avlk5</a> |

# Table of Contents

|   |    |  |    |
|---|----|--|----|
| 1 Ordering parts.....   | 3  | 5.4 Thermal specifications.....  | 20 |
| 1.1 Determining valid orderable parts.....                          | 3  | 5.4.1 Thermal operating requirements.....  | 21 |
| 2 Part identification.....  | 3  | 5.4.2 Thermal attributes.....  | 21 |
| 2.1 Description.....  | 3  | 6 Peripheral operating requirements and behaviors.....   | 22 |
| 2.2 Format.....   | 3  | 6.1 Core modules.....  | 22 |
| 2.3 Fields.....   | 3  | 6.1.1 JTAG electricals.....  | 22 |
| 2.4 Example.....  | 4  | 6.2 System modules.....  | 25 |
| 2.5 Small package marking.....                                      | 4  | 6.3 Clock modules.....   | 25 |
| 3 Terminology and guidelines.....                                   | 5  | 6.3.1 MCG specifications.....  | 25 |
| 3.1 Definition: Operating requirement.....                          | 5  | 6.3.2 Oscillator electrical specifications.....  | 27 |
| 3.2 Definition: Operating behavior.....                             | 5  | 6.3.3 32 kHz oscillator electrical characteristics.....  | 29 |
| 3.3 Definition: Attribute.....                                      | 6  | 6.4 Memories and memory interfaces.....  | 30 |
| 3.4 Definition: Rating.....   | 6  | 6.4.1 Flash electrical specifications.....   | 30 |
| 3.5 Result of exceeding a rating.....                               | 7  | 6.4.2 EzPort switching specifications.....   | 33 |
| 3.6 Relationship between ratings and operating<br>requirements..... | 7  | 6.5 Security and integrity modules.....  | 34 |
| 3.7 Guidelines for ratings and operating requirements.....          | 8  | 6.5.1 DryIce Tamper Electrical Specifications.....   | 34 |
| 3.8 Definition: Typical value.....                                  | 8  | 6.6 Analog.....  | 34 |
| 3.9 Typical value conditions.....                                   | 9  | 6.6.1 ADC electrical specifications.....   | 34 |
| 4 Ratings.....  | 9  | 6.6.2 CMP and 6-bit DAC electrical specifications.....   | 38 |
| 4.1 Thermal handling ratings.....                                   | 9  | 6.6.3 12-bit DAC electrical characteristics.....   | 41 |
| 4.2 Moisture handling ratings.....                                  | 10 | 6.6.4 Voltage reference electrical specifications.....   | 44 |
| 4.3 ESD handling ratings.....                                       | 10 | 6.7 Timers.....  | 45 |
| 4.4 Voltage and current operating ratings.....                      | 10 | 6.8 Communication interfaces.....  | 45 |
| 5 General.....  | 10 | 6.8.1 DSPI switching specifications (limited voltage<br>range).....                            | 45 |
| 5.1 AC electrical characteristics.....                              | 11 | 6.8.2 DSPI switching specifications (full voltage range).....                                  | 47 |
| 5.2 Nonswitching electrical specifications.....                     | 11 | 6.8.3 I2C switching specifications.....  | 49 |
| 5.2.1 Voltage and current operating requirements.....               | 11 | 6.8.4 UART switching specifications.....   | 49 |
| 5.2.2 LVD and POR operating requirements.....                       | 12 | 6.8.5 Normal Run, Wait and Stop mode performance<br>over the full operating voltage range..... | 49 |
| 5.2.3 Voltage and current operating behaviors.....                  | 13 | 6.8.6 VLPR, VLPW, and VLPS mode performance<br>over the full operating voltage range.....      | 51 |
| 5.2.4 Power mode transition operating behaviors.....                | 13 | 7 Dimensions.....  | 53 |
| 5.2.5 Power consumption operating behaviors.....                    | 14 | 7.1 Obtaining package dimensions.....  | 53 |
| 5.2.6 EMC radiated emissions operating behaviors.....               | 18 | 8 Pinout.....  | 53 |
| 5.2.7 Designing with radiated emissions in mind.....                | 19 | 8.1 K11 Signal Multiplexing and Pin Assignments.....   | 53 |
| 5.2.8 Capacitance attributes.....                                   | 19 | 8.2 K11 Pinouts.....   | 58 |
| 5.3 Switching specifications.....                                   | 19 | 9 Revision History.....  | 59 |
| 5.3.1 Device clock specifications.....                              | 19 |  |    |
| 5.3.2 General switching specifications.....                         | 20 |  |    |

## 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior:

| Symbol          | Description                              | Min. | Max. | Unit |
|-----------------|--|------|------|------|
| I <sub>WP</sub> | Digital I/O weak pullup/pulldown current | 10   | 130  | µA   |

## 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 3.3.1 Example

This is an example of an attribute:

| Symbol | Description                     | Min. | Max. | Unit |
|--------|---------------------------------|------|------|------|
| CIN_D  | Input capacitance: digital pins | —    | 7    | pF   |

## 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example


This is an example of an operating rating:


| Symbol   | Description               | Min. | Max. | Unit |
|----------|---------------------------|------|------|------|
| $V_{DD}$ | 1.0 V core supply voltage | -0.3 | 1.2  | V    |

## 3.5 Result of exceeding a rating



## 3.6 Relationship between ratings and operating requirements





### 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol   | Description          | Value | Unit |
|----------|----------------------|-------|------|
| $T_A$    | Ambient temperature  | 25    | °C   |
| $V_{DD}$ | 3.3 V supply voltage | 3.3   | V    |

## 4 Ratings


### 4.1 Thermal handling ratings

| Symbol    | Description                   | Min. | Max. | Unit | Notes             |
|-----------|-------------------------------|------|------|------|-------------------|
| $T_{STG}$ | Storage temperature           | -55  | 150  | °C   | <a href="#">1</a> |
| $T_{SDR}$ | Solder temperature, lead-free | —    | 260  | °C   | <a href="#">2</a> |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



**Figure 1. Input signal measurement reference**

## 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and current operating requirements

**Table 1. Voltage and current operating requirements**

| Symbol             | Description  | Min.  | Max.  | Unit   | Notes |
|--------------------|--|---|---|--------|-------|
| $V_{DD}$           | Supply voltage   | 1.71  | 3.6   | V      |       |
| $V_{DDA}$          | Analog supply voltage  | 1.71  | 3.6   | V      |       |
| $V_{DD} - V_{DDA}$ | $V_{DD}$ -to- $V_{DDA}$ differential voltage   | -0.1  | 0.1   | V      |       |
| $V_{SS} - V_{SSA}$ | $V_{SS}$ -to- $V_{SSA}$ differential voltage   | -0.1  | 0.1   | V      |       |
| $V_{BAT}$          | RTC battery supply voltage   | 1.71  | 3.6   | V      |       |
| $V_{IH}$           | Input high voltage   | $0.7 \times V_{DD}$<br>$0.75 \times V_{DD}$ | —<br>—                                      | V<br>V |       |
|                    | • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$<br>• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$                             |   |   |        |       |
| $V_{IL}$           | Input low voltage  | —<br>—                                      | $0.35 \times V_{DD}$<br>$0.3 \times V_{DD}$ | V<br>V |       |
|                    | • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$<br>• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$                             |   |   |        |       |
| $V_{HYS}$          | Input hysteresis   | $0.06 \times V_{DD}$                        | —   | V      |       |
| $I_{ICIO}$         | I/O pin DC injection current — single pin  | -3<br>—                                     | —<br>+3                                     | mA     | 1     |
|                    | • $V_{IN} < V_{SS} - 0.3\text{V}$ (Negative current injection)<br>• $V_{IN} > V_{DD} + 0.3\text{V}$ (Positive current injection) |   |   |        |       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description   | Min. | Typ.                           | Max.                        | Unit | Notes |
|-----------------------|---|------|--------------------------------|-----------------------------|------|-------|
| I <sub>DD_RUN</sub>   | Run mode current — all peripheral clocks enabled, code executing from flash <ul style="list-style-type: none"> <li>• @ 1.8 V</li> <li>• @ 3.0 V <ul style="list-style-type: none"> <li>• @ 25°C</li> <li>• @ 125°C</li> </ul> </li> </ul> | —    | 17.04                          | 19.3                        | mA   | 3, 4  |
| I <sub>DD_WAIT</sub>  | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled  | —    | 7.95                           | 9.5                         | mA   | 2     |
| I <sub>DD_WAIT</sub>  | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled   | —    | 5.88                           | 7.4                         | mA   | 5     |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 50°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>   | —    | 320<br>360<br>410<br>610       | 436<br>489<br>620<br>1100   | μA   |       |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled   | —    | 754                            | —                           | μA   | 6     |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled  | —    | 1.1                            | —                           | mA   | 7     |
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V   | —    | 437                            | —                           | μA   | 8     |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 50°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>  | —    | 7.33<br>14<br>28<br>110        | 24.2<br>32<br>48<br>280     | μA   |       |
| I <sub>DD_LLS</sub>   | Low leakage stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 50°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>   | —    | 3.14<br>6.48<br>13.85<br>55.53 | 4.8<br>28.3<br>44.6<br>71.3 | μA   |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 50°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>  | —    | 2.19<br>4.35<br>8.92<br>35.33  | 3.4<br>4.35<br>24.6<br>45.3 | μA   |       |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 50°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>  | —    | 1.77<br>2.81<br>5.20<br>19.88  | 3.1<br>13.8<br>22.3<br>34.2 | μA   |       |

Table continues on the next page...

3.  $V_{DD} = 3.3$  V,  $T_A = 25$  °C,  $f_{OSC} = 12$  MHz (crystal),  $f_{SYS} = 48$  MHz,  $f_{BUS} = 48$  MHz
4. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method*

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 5.2.8 Capacitance attributes

**Table 8. Capacitance attributes**

| Symbol      | Description                     | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| $C_{IN\_A}$ | Input capacitance: analog pins  | —    | 7    | pF   |
| $C_{IN\_D}$ | Input capacitance: digital pins | —    | 7    | pF   |

## 5.3 Switching specifications

### 5.3.1 Device clock specifications

**Table 9. Device clock specifications**

| Symbol                 | Description                    | Min. | Max. | Unit | Notes |
|------------------------|--------------------------------|------|------|------|-------|
| Normal run mode        |                                |      |      |      |       |
| $f_{SYS}$              | System and core clock          | —    | 50   | MHz  |       |
| $f_{BUS}$              | Bus clock                      | —    | 50   | MHz  |       |
| $f_{FLASH}$            | Flash clock                    | —    | 25   | MHz  |       |
| $f_{LPTMR}$            | LPTMR clock                    | —    | 25   | MHz  |       |
| VLPR mode <sup>1</sup> |                                |      |      |      |       |
| $f_{SYS}$              | System and core clock          | —    | 4    | MHz  |       |
| $f_{BUS}$              | Bus clock                      | —    | 4    | MHz  |       |
| $f_{FLASH}$            | Flash clock                    | —    | 1    | MHz  |       |
| $f_{ERCLK}$            | External reference clock       | —    | 16   | MHz  |       |
| $f_{LPTMR\_pin}$       | LPTMR clock                    | —    | 25   | MHz  |       |
| $f_{LPTMR\_ERCLK}$     | LPTMR external reference clock | —    | 16   | MHz  |       |
| $f_{I2S\_MCLK}$        | I2S master clock               | —    | 12.5 | MHz  |       |
| $f_{I2S\_BCLK}$        | I2S bit clock                  | —    | 4    | MHz  |       |

## 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

| Symbol         | Description              | Min. | Max. | Unit |
|----------------|--------------------------|------|------|------|
| T <sub>J</sub> | Die junction temperature | -40  | 125  | °C   |
| T <sub>A</sub> | Ambient temperature      | -40  | 105  | °C   |

### 5.4.2 Thermal attributes

| Board type        | Symbol            | Description   | 121 MAPBGA | Unit | Notes |
|-------------------|-------------------|---|------------|------|-------|
| Single-layer (1s) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 79         | °C/W | 1, 2  |
| Four-layer (2s2p) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 46         | °C/W | 1, 3  |
| Single-layer (1s) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 67         | °C/W | 1, 3  |
| Four-layer (2s2p) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 42         | °C/W | 1, 3  |
| —                 | R <sub>θJB</sub>  | Thermal resistance, junction to board   | 29         | °C/W | 4     |
| —                 | R <sub>θJC</sub>  | Thermal resistance, junction to case  | 21         | °C/W | 5     |
| —                 | Ψ <sub>JT</sub>   | Thermal characterization parameter, junction to package top outside center (natural convection) | 4          | °C/W | 6     |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification. For the MAPBGA, the board meets the JESD51-9 specification.

**Peripheral operating requirements and behaviors**

3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## **6 Peripheral operating requirements and behaviors**

### **6.1 Core modules**


#### **6.1.1 JTAG electricals**


**Table 12. JTAG limited voltage range electricals**

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Operating voltage  | 2.7  | 3.6  | V    |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul> | 0    | 10   | MHz  |
| J2     | TCLK cycle period  | 1/J1 | —    | ns   |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>      | 50   | —    | ns   |
| J4     | TCLK rise and fall times   | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise   | 0    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid  | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z  | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise  | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise  | 1    | —    | ns   |
| J11    | TCLK low to TDO data valid   | —    | 17   | ns   |
| J12    | TCLK low to TDO high-Z   | —    | 17   | ns   |
| J13    | TRST assert time   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high  | 8    | —    | ns   |


**Table 13. JTAG full voltage range electricals**

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Operating voltage  | 1.71 | 3.6  | V    |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul> | 0    | 10   | MHz  |
|        |  | 0    | 20   |      |
|        |  | 0    | 40   |      |
| J2     | TCLK cycle period  | 1/J1 | —    | ns   |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>      | 50   | —    | ns   |
|        |  | 25   | —    | ns   |
|        |  | 12.5 | —    | ns   |
| J4     | TCLK rise and fall times   | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise   | 0    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid  | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z  | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise  | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise  | 1.4  | —    | ns   |
| J11    | TCLK low to TDO data valid   | —    | 22.1 | ns   |
| J12    | TCLK low to TDO high-Z   | —    | 22.1 | ns   |
| J13    | TRST assert time   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high  | 8    | —    | ns   |

**Figure 4. Test clock input timing**



**Figure 5. Boundary scan (JTAG) timing**



**Figure 6. Test Access Port timing**

### 6.3.2.2 Oscillator frequency specifications

**Table 16. Oscillator frequency specifications**

| Symbol           | Description   | Min. | Typ. | Max. | Unit | Notes                |
|------------------|---|------|------|------|------|----------------------|
| $f_{osc\_lo}$    | Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)               | 32   | —    | 40   | kHz  |                      |
| $f_{osc\_hi\_1}$ | Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)  | 3    | —    | 8    | MHz  |                      |
| $f_{osc\_hi\_2}$ | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8    | —    | 32   | MHz  |                      |
| $f_{ec\_extal}$  | Input clock frequency (external clock mode)   | —    | —    | 50   | MHz  | <a href="#">1, 2</a> |
| $t_{dc\_extal}$  | Input clock duty cycle (external clock mode)  | 40   | 50   | 60   | %    |                      |
| $t_{cst}$        | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)                             | —    | 750  | —    | ms   | <a href="#">3, 4</a> |
|                  | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)                             | —    | 250  | —    | ms   |                      |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)          | —    | 0.6  | —    | ms   |                      |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)          | —    | 1    | —    | ms   |                      |

1. Other frequency limits may apply when external clock is being used as a reference for FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that—it remains within the limits of DCO input clock frequency when divided by FRDIV.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between oscillator being enabled and OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

### 6.3.3 32 kHz oscillator electrical characteristics

#### 6.3.3.1 32 kHz oscillator DC electrical specifications

**Table 17. 32kHz oscillator DC electrical specifications**

| Symbol     | Description                                   | Min. | Typ. | Max. | Unit             |
|------------|---|------|------|------|------------------|
| $V_{BAT}$  | Supply voltage                                | 1.71 | —    | 3.6  | V                |
| $R_F$      | Internal feedback resistor                    | —    | 100  | —    | $\text{M}\Omega$ |
| $C_{para}$ | Parasitical capacitance of EXTAL32 and XTAL32 | —    | 5    | 7    | pF               |

*Table continues on the next page...*

**Table 22. NVM reliability specifications (continued)**

| Symbol                   | Description                                  | Min.   | Typ. <sup>1</sup> | Max. | Unit   | Notes        |
|--------------------------|--|--------|-------------------|------|--------|--------------|
| $t_{\text{nvmretd1k}}$   | Data retention after up to 1 K cycles        | 20     | 100               | —    | years  |              |
| $n_{\text{nvmcycd}}$     | Cycling endurance                            | 10 K   | 50 K              | —    | cycles | <sup>2</sup> |
| FlexRAM as EEPROM        |  |        |                   |      |        |              |
| $t_{\text{nvmretee100}}$ | Data retention up to 100% of write endurance | 5      | 50                | —    | years  |              |
| $t_{\text{nvmretee10}}$  | Data retention up to 10% of write endurance  | 20     | 100               | —    | years  |              |
| $n_{\text{nvmwree16}}$   | Write endurance                              | 35 K   | 175 K             | —    | writes | <sup>3</sup> |
| $n_{\text{nvmwree128}}$  | • EEPROM backup to FlexRAM ratio = 16        | 315 K  | 1.6 M             | —    | writes |              |
| $n_{\text{nvmwree512}}$  | • EEPROM backup to FlexRAM ratio = 128       | 1.27 M | 6.4 M             | —    | writes |              |
| $n_{\text{nvmwree4k}}$   | • EEPROM backup to FlexRAM ratio = 512       | 10 M   | 50 M              | —    | writes |              |
|                          | • EEPROM backup to FlexRAM ratio = 4096      |        |                   |      |        |              |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at -40 °C ≤ T<sub>j</sub> ≤ °C.
3. Write endurance represents the number of writes to each FlexRAM location at -40 °C ≤ T<sub>j</sub> ≤ °C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.

## 6.4.2 EzPort switching specifications

**Table 23. EzPort switching specifications**

| Num  | Description  | Min.                    | Max.                | Unit |
|------|--|-------------------------|---------------------|------|
|      | Operating voltage  | 1.71                    | 3.6                 | V    |
| EP1  | EZP_CK frequency of operation (all commands except READ) | —                       | f <sub>SYS</sub> /2 | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)             | —                       | f <sub>SYS</sub> /8 | MHz  |
| EP2  | EZP_CS negation to next EZP_CS assertion                 | 2 x t <sub>EZP_CK</sub> | —                   | ns   |
| EP3  | EZP_CS input valid to EZP_CK high (setup)                | 5                       | —                   | ns   |
| EP4  | EZP_CK high to EZP_CS input invalid (hold)               | 5                       | —                   | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                 | 2                       | —                   | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                | 5                       | —                   | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                         | —                       | —                   | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                | 0                       | —                   | ns   |
| EP9  | EZP_CS negation to EZP_Q tri-state                       | —                       | 12                  | ns   |

### 6.6.1.1 16-bit ADC operating conditions

Table 24. 16-bit ADC operating conditions

| Symbol           | Description                    | Conditions  | Min.                     | Typ. <sup>1</sup> | Max.                                | Unit | Notes        |
|------------------|--------------------------------|---|--------------------------|-------------------|-------------------------------------|------|--------------|
| $V_{DDA}$        | Supply voltage                 | Absolute  | 1.71                     | —                 | 3.6                                 | V    |              |
| $\Delta V_{DDA}$ | Supply voltage                 | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )  | -100                     | 0                 | +100                                | mV   | <sup>2</sup> |
| $\Delta V_{SSA}$ | Ground voltage                 | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )  | -100                     | 0                 | +100                                | mV   | <sup>2</sup> |
| $V_{REFH}$       | ADC reference voltage high     |   | 1.13                     | $V_{DDA}$         | $V_{DDA}$                           | V    |              |
| $V_{REFL}$       | ADC reference voltage low      |   | $V_{SSA}$                | $V_{SSA}$         | $V_{SSA}$                           | V    |              |
| $V_{ADIN}$       | Input voltage                  | <ul style="list-style-type: none"> <li>• 16-bit differential mode</li> <li>• All other modes</li> </ul>   | $V_{REFL}$<br>$V_{REFL}$ | —<br>—            | 31/32 *<br>$V_{REFH}$<br>$V_{REFH}$ | V    |              |
| $C_{ADIN}$       | Input capacitance              | <ul style="list-style-type: none"> <li>• 16-bit mode</li> <li>• 8-bit / 10-bit / 12-bit modes</li> </ul>  | —<br>—                   | 8<br>4            | 10<br>5                             | pF   |              |
| $R_{ADIN}$       | Input resistance               |   | —                        | 2                 | 5                                   | kΩ   |              |
| $R_{AS}$         | Analog source resistance       | 13-bit / 12-bit modes<br>$f_{ADCK} < 4$ MHz   | —                        | —                 | 5                                   | kΩ   | <sup>3</sup> |
| $f_{ADCK}$       | ADC conversion clock frequency | ≤ 13-bit mode   | 1.0                      | —                 | 18.0                                | MHz  | <sup>4</sup> |
| $f_{ADCK}$       | ADC conversion clock frequency | 16-bit mode   | 2.0                      | —                 | 12.0                                | MHz  | <sup>4</sup> |
| $C_{rate}$       | ADC conversion rate            | ≤ 13-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000                   | —                 | 818.330                             | Ksps | <sup>5</sup> |
| $C_{rate}$       | ADC conversion rate            | 16-bit mode<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time    | 37.037                   | —                 | 461.467                             | Ksps | <sup>5</sup> |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).




Figure 9. ADC input impedance equivalency diagram

### 6.6.1.2 16-bit ADC electrical characteristics

Table 25. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

| Symbol               | Description                   | Conditions <sup>1</sup> .  | Min.                     | Typ. <sup>2</sup>        | Max.                         | Unit             | Notes                                     |
|----------------------|-------------------------------|--|--------------------------|--------------------------|------------------------------|------------------|---|
| I <sub>DDA_ADC</sub> | Supply current                |  | 0.215                    | —                        | 1.7                          | mA               | <sup>3</sup>                              |
| f <sub>ADACK</sub>   | ADC asynchronous clock source | <ul style="list-style-type: none"> <li>ADLPC = 1, ADHSC = 0</li> <li>ADLPC = 1, ADHSC = 1</li> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC = 1</li> </ul> | 1.2<br>2.4<br>3.0<br>4.4 | 2.4<br>4.0<br>5.2<br>6.2 | 3.9<br>6.1<br>7.3<br>9.5     | MHz              | t <sub>ADACK</sub> = 1/f <sub>ADACK</sub> |
|                      | Sample Time                   | See Reference Manual chapter for sample times  |                          |                          |                              |                  |   |
| TUE                  | Total unadjusted error        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | ±4<br>±1.4               | ±6.8<br>±2.1                 | LSB <sup>4</sup> | <sup>5</sup>                              |
| DNL                  | Differential non-linearity    | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | ±0.7<br>±0.2             | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup> | <sup>5</sup>                              |
| INL                  | Integral non-linearity        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | ±1.0<br>±0.5             | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup> | <sup>5</sup>                              |
| E <sub>FS</sub>      | Full-scale error              | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>   | —<br>—                   | -4<br>-1.4               | -5.4<br>-1.8                 | LSB <sup>4</sup> | $V_{ADIN} = V_{DDA}$<br><sup>5</sup>      |

Table continues on the next page...




Figure 13. Typical hysteresis vs. Vin level ( $VDD = 3.3$  V, PMODE = 1)

### 6.6.3 12-bit DAC electrical characteristics

#### 6.6.3.1 12-bit DAC operating requirements

Table 27. 12-bit DAC operating requirements

| Symbol     | Description             | Min.                                      | Max. | Unit | Notes |
|------------|-------------------------|---|------|------|-------|
| $V_{DDA}$  | Supply voltage          | 1.71                                      | 3.6  | V    |       |
| $V_{DACP}$ | Reference voltage       | 1.13                                      | 3.6  | V    | 1     |
| $T_A$      | Temperature             | Operating temperature range of the device |      |      | °C    |
| $C_L$      | Output load capacitance | —   | 100  | pF   | 2     |
| $I_L$      | Output load current     | —   | 1    | mA   |       |


1. The DAC reference can be selected to be  $V_{DDA}$  or the voltage output of the VREF module (VREF\_OUT)
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

### 6.6.3.2 12-bit DAC operating behaviors

**Table 28. 12-bit DAC operating behaviors**

| Symbol             | Description  | Min.             | Typ.        | Max.       | Unit   | Notes |
|--------------------|--|------------------|-------------|------------|--------|-------|
| $I_{DDA\_DACL\_P}$ | Supply current — low-power mode  | —                | —           | 330        | μA     |       |
| $I_{DDA\_DACH\_P}$ | Supply current — high-speed mode   | —                | —           | 1200       | μA     |       |
| $t_{DACL_P}$       | Full-scale settling time (0x080 to 0xF7F) — low-power mode                           | —                | 100         | 200        | μs     | 1     |
| $t_{DACH_P}$       | Full-scale settling time (0x080 to 0xF7F) — high-power mode                          | —                | 15          | 30         | μs     | 1     |
| $t_{CCDACL_P}$     | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode     | —                | 0.7         | 1          | μs     | 1     |
| $V_{dacoutl}$      | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000            | —                | —           | 100        | mV     |       |
| $V_{dacouth}$      | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF          | $V_{DACR} - 100$ | —           | $V_{DACR}$ | mV     |       |
| INL                | Integral non-linearity error — high speed mode                                       | —                | —           | ±8         | LSB    | 2     |
| DNL                | Differential non-linearity error — $V_{DACR} > 2$ V                                  | —                | —           | ±1         | LSB    | 3     |
| DNL                | Differential non-linearity error — $V_{DACR} = VREF\_OUT$                            | —                | —           | ±1         | LSB    | 4     |
| $V_{OFFSET}$       | Offset error   | —                | ±0.4        | ±0.8       | %FSR   | 5     |
| $E_G$              | Gain error   | —                | ±0.1        | ±0.6       | %FSR   | 5     |
| PSRR               | Power supply rejection ratio, $V_{DDA} \geq 2.4$ V                                   | 60               | —           | 90         | dB     |       |
| $T_{CO}$           | Temperature coefficient offset voltage   | —                | 3.7         | —          | μV/C   | 6     |
| $T_{GE}$           | Temperature coefficient gain error   | —                | 0.000421    | —          | %FSR/C |       |
| $R_{op}$           | Output resistance (load = 3 kΩ)  | —                | —           | 250        | Ω      |       |
| SR                 | Slew rate -80h→ F7Fh→ 80h<br>• High power ( $SP_{HP}$ )<br>• Low power ( $SP_{LP}$ ) | 1.2<br>0.05      | 1.7<br>0.12 | —<br>—     | V/μs   |       |
| CT                 | Channel to channel cross talk  | —                | —           | -80        | dB     |       |
| BW                 | 3dB bandwidth<br>• High power ( $SP_{HP}$ )<br>• Low power ( $SP_{LP}$ )             | 550<br>40        | —<br>—      | —<br>—     | kHz    |       |

- Settling within ±1 LSB
- The INL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4$  V
- Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV
- $V_{DDA} = 3.0$  V, reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_C0:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




**Figure 15. Offset at half scale vs. temperature**

#### 6.6.4 Voltage reference electrical specifications

**Table 29. VREF full-range operating requirements**

| Symbol    | Description             | Min.                                      | Max. | Unit | Notes |
|-----------|-------------------------|---|------|------|-------|
| $V_{DDA}$ | Supply voltage          | 1.71                                      | 3.6  | V    |       |
| $T_A$     | Temperature             | Operating temperature range of the device |      | °C   |       |
| $C_L$     | Output load capacitance | 100                                       |      | nF   | 1, 2  |

1.  $C_L$  must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.



**Figure 19. DSPI classic SPI timing — slave mode**

### 6.8.3 I<sup>2</sup>C switching specifications

See [General switching specifications](#).

### 6.8.4 UART switching specifications

See [General switching specifications](#).

### 6.8.5 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

**Table 37. I<sup>2</sup>S/SAI master mode timing**

| Num. | Characteristic  | Min. | Max. | Unit        |
|------|---|------|------|-------------|
|      | Operating voltage   | 1.71 | 3.6  | V           |
| S1   | I <sup>2</sup> S_MCLK cycle time  | 40   | —    | ns          |
| S2   | I <sup>2</sup> S_MCLK (as an input) pulse width high/low  | 45%  | 55%  | MCLK period |
| S3   | I <sup>2</sup> S_TX_BCLK/I <sup>2</sup> S_RX_BCLK cycle time (output)   | 80   | —    | ns          |
| S4   | I <sup>2</sup> S_TX_BCLK/I <sup>2</sup> S_RX_BCLK pulse width high/low  | 45%  | 55%  | BCLK period |
| S5   | I <sup>2</sup> S_TX_BCLK/I <sup>2</sup> S_RX_BCLK to I <sup>2</sup> S_TX_FS/I <sup>2</sup> S_RX_FS output valid   | —    | 15   | ns          |
| S6   | I <sup>2</sup> S_TX_BCLK/I <sup>2</sup> S_RX_BCLK to I <sup>2</sup> S_TX_FS/I <sup>2</sup> S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I <sup>2</sup> S_TX_BCLK to I <sup>2</sup> S_TXD valid  | —    | 15   | ns          |

*Table continues on the next page...*

## 9 Revision History

The following table provides a revision history for this document.

**Table 41. Revision History**

| Rev. No. | Date   | Substantial Changes  |
|----------|--------|--|
| 1        | 6/2012 | Alpha customer release.  |
| 1.1      | 6/2012 | In Table 6, "Power consumption operating behaviors", changed the units of $I_{DD\_VLLS2}$ , $I_{DD\_VLLS1}$ , $I_{DD\_VLLS0}$ , and $I_{DD\_VBAT}$ from nA to $\mu$ A.   |
| 2        | 7/2012 | <ul style="list-style-type: none"><li>Updated section "Power consumption operating behaviors".</li><li>Updated section "Flash timing specifications — program and erase".</li><li>Updated section "Flash timing specifications — commands".</li><li>Removed the 32K ratio from "Write endurance" in section "Reliability specifications".</li><li>Updated IDD<sub>stby</sub> maximum value in section "VREG electrical specifications".</li><li>Added the charts in section "Diagram: Typical IDD_RUN operating behavior".</li></ul> |
| 3        | 8/2012 | <ul style="list-style-type: none"><li>Updated section "Power consumption operating behaviors".</li><li>Updated section "EMC radiated emissions operating behaviors".</li><li>Updated section "MCG specifications".</li><li>Added applicable notes in section "Signal Multiplexing and Pin Assignments".</li></ul>  |
| 4        | 8/2013 | <ul style="list-style-type: none"><li>Updated section "Power consumption operating behaviors"</li><li>Updated section "MCG specifications"</li><li>Updated section "16-bit ADC operating conditions"</li><li>Added section "Small package marking"</li></ul>   |