

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 24x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	121-LFBGA
Supplier Device Package	121-MAPBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk11dx256avmc5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# 1 Ordering parts

# 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK11 and MK11.

# 2 Part identification

# 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

# 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

# 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	• K11
A	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
М	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>

Table continues on the next page...



#### ran identification

Field	Description	Values				
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> <li>2M0 = 2 MB</li> </ul>				
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>				
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>				
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> </ul>				
СС	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> <li>18 = 180 MHz</li> </ul>				
N	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>				

# 2.4 Example

This is an example part number:

MK11DN512VMC5

# 2.5 Small package marking

In an effort to save space, small package devices use special marking on the chip. These markings have the following format:

## Q ## C F T PP

This table lists the possible values for each field in the part number for small packages (not all combinations are valid):



Terminology and guidelines

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
С	Speed	• G = 50 MHz
F	Flash memory configuration	<ul> <li>G = 128 KB + Flex</li> <li>H = 256 KB + Flex</li> <li>9 = 512 KB</li> </ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	• MC = 121 MAPBGA

This tables lists some examples of small package marking along with the original part numbers:

Original part number	Alternate part number
MK11DX128VLK5	M11GGVLK
MK11DX256VMC5	M11GHVMC

# 3 Terminology and guidelines

# 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

# 3.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V



# 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

# 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3


- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

# 4.4 Voltage and current operating ratings


Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current		155	mA
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3		V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
VREGIN	USB regulator input	-0.3	6.0	V
V <sub>BAT</sub>	RTC battery supply voltage	-0.3	3.8	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

# 5 General









K11 Sub-Family Data Sheet, Rev. 4, 08/2013.



#### Table 14. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>pll_lock</sub>	Lock detector detection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	10

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. 2 V <= VDD <= 3.6 V.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.3.2 Oscillator electrical specifications

### 6.3.2.1 Oscillator DC electrical specifications Table 15. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	—	1.5	_	mA	

Table continues on the next page ...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
IDDOSC	Supply current — high-gain mode (HGO=1)					1
	• 32 kHz	—	25	_	μA	
	• 4 MHz	—	400	_	μA	
	• 8 MHz (RANGE=01)	—	500	_	μA	
	• 16 MHz	—	2.5	_	mA	
	• 24 MHz	—	3	_	mA	
	• 32 MHz	—	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance			—		2, 3
Cy	XTAL load capacitance	_	—	—		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	—		_	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_		—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	MΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	—	_	—	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_		_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		—	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)		0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)		V <sub>DD</sub>	—	V	

#### Table 15. Oscillator DC electrical specifications (continued)

1.  $V_{DD}$ =3.3 V, Temperature =25 °C

(HGO=1)

(HGO=0)

2. See crystal or resonator manufacturer's recommendation

Peak-to-peak amplitude of oscillation (oscillator

Peak-to-peak amplitude of oscillation (oscillator

mode) — high-frequency, low-power mode

mode) — high-frequency, high-gain mode

- 3.  $C_x$  and  $C_y$  can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

V

٧

0.6

 $V_{DD}$ 



	Table 16. Oscillator fr	equency	specifica	ations		
Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high- frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	-	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	-	ms	]
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	

### Oscillator frequency specifications 6.3.2.2

1. Other frequency limits may apply when external clock is being used as a reference for FLL or PLL.

2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that-it remains within the limits of DCO input clock frequency when divided by FRDIV.

1

3. Proper PC board layout procedures must be followed to achieve specifications.

Crystal startup time — 8 MHz high-frequency

(MCG\_C2[RANGE]=01), high-gain mode

(HGO=1)

4. Crystal startup time is defined as the time between oscillator being enabled and OSCINIT bit in the MCG\_S register being set.

### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

#### 32 kHz oscillator electrical characteristics 6.3.3

#### 6.3.3.1 32 kHz oscillator DC electrical specifications Table 17. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>BAT</sub>	Supply voltage	1.71	—	3.6	V
R <sub>F</sub>	Internal feedback resistor	—	100	_	MΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32		5	7	pF

Table continues on the next page ...

#### K11 Sub-Family Data Sheet, Rev. 4, 08/2013.

ms



#### Table 17. 32kHz oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6	—	V

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.3.2 32 kHz oscillator frequency specifications Table 18. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	—	32.768	—	kHz	
t <sub>start</sub>	Crystal start-up time	—	1000	—	ms	1
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	700	—	V <sub>BAT</sub>	mV	2, 3

1. Proper PC board layout procedures must be followed to achieve specifications.

2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.

The parameter specified is a peak-to-peak value and V<sub>IH</sub> and V<sub>IL</sub> specifications do not apply. The voltage of the applied clock must be within the range of V<sub>SS</sub> to V<sub>BAT</sub>.

# 6.4 Memories and memory interfaces

## 6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

## 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	—	7.5	18	μs	
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversblk256k</sub>	Erase Block high-voltage time for 256 KB	—	104	904	ms	1

 Table 19.
 NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b32k</sub>	32 KB EEPROM backup	_	385	1800	μs	
t <sub>eewr8b64k</sub>	64 KB EEPROM backup		475	2000	μs	
	Word-write to FlexRAM	for EEPRON	I operation	<u>I</u>		
t <sub>eewr16bers</sub>	Word-write to erased FlexRAM location execution time	_	175	260	μs	
	Word-write to FlexRAM execution time:					
t <sub>eewr16b32k</sub>	32 KB EEPROM backup	—	385	1800	μs	
t <sub>eewr16b64k</sub>	64 KB EEPROM backup	_	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	ו		
t <sub>eewr32bers</sub>	Longword-write to erased FlexRAM location execution time	_	360	540	μs	
	Longword-write to FlexRAM execution time:					
t <sub>eewr32b32k</sub>	32 KB EEPROM backup	_	630	2050	μs	
t <sub>eewr32b64k</sub>	64 KB EEPROM backup	_	810	2250	μs	

#### Table 20. Flash command timing specifications (continued)

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

## 6.4.1.3 Flash high voltage current behaviors Table 21. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	—	1.5	4.0	mA

# 6.4.1.4 Reliability specifications

Table 22. NVM reliability specifications

Symbol	Description Min. Typ. <sup>1</sup> Max.		Unit	Notes		
Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	—	years	
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	—	years	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	—	cycles	2
	Data	Flash				
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50		years	

Table continues on the next page...

#### K11 Sub-Family Data Sheet, Rev. 4, 08/2013.



Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	_	cycles	2
	FlexRAM a	s EEPROM				
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years	
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100	_	years	
	Write endurance					3
n <sub>nvmwree16</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 16</li> </ul>	35 K	175 K	—	writes	
n <sub>nvmwree128</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 128</li> </ul>	315 K	1.6 M	—	writes	
n <sub>nvmwree512</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 512</li> </ul>	1.27 M	6.4 M	_	writes	
n <sub>nvmwree4k</sub>	• EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	—	writes	

#### Table 22. NVM reliability specifications (continued)

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T<sub>i</sub>  $\leq$  °C.

 Write endurance represents the number of writes to each FlexRAM location at -40 °C ≤Tj ≤ °C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.

# 6.4.2 EzPort switching specifications

#### Table 23. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	—	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	—	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_		ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	—	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns



Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
EQ	Quantization	16-bit modes	_	-1 to 0	—	LSB <sup>4</sup>	
	error	<ul> <li>≤13-bit modes</li> </ul>	_	_	±0.5		
ENOB	Effective number	16-bit differential mode					6
	of bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.9	_	bits	
		• Avg = 4	11.4	13.1		bits	
SINAD	Signal-to-noise plus distortion	See ENOB		2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode					7
	distortion	• Avg = 32	_	-94	_	dB	
		16-bit single-ended mode		-85		dB	
		• Avg = 32	_	-00		UB	
SFDR	Spurious free	16-bit differential mode					7
	dynamic range	• Avg = 32	82	95	_	dB	
		16-bit single-ended mode • Avg = 32	78	90	_	dB	
E <sub>IL</sub>	Input leakage error			I <sub>In</sub> × R <sub>AS</sub>	<u> </u>	mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and currer operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8

## Table 25. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

#### K11 Sub-Family Data Sheet, Rev. 4, 08/2013.



Peripheral operating requirements and behaviors




Figure 13. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

## 6.6.3 12-bit DAC electrical characteristics

## 6.6.3.1 12-bit DAC operating requirements Table 27. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13 3.6		V	1
T <sub>A</sub>	Temperature		emperature he device	°C	
CL	Output load capacitance	— 100		pF	2
١L	Output load current	—	1	mA	

1. The DAC reference can be selected to be V<sub>DDA</sub> or the voltage output of the VREF module (VREF\_OUT)

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

rempheral operating requirements and behaviors

## 6.6.3.2 12-bit DAC operating behaviors Table 28. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode		—	330	μΑ	
I <sub>DDA_DACH</sub> P	Supply current — high-speed mode	—	—	1200	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	—	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — $V_{DACR} > 2$ V	—	—	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	—	—	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \ge 2.4 V$	60	—	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	—	3.7	—	μV/C	6
$T_{GE}$	Temperature coefficient gain error	_	0.000421	—	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	_	—	250	Ω	
SR	Slew rate -80h $\rightarrow$ F7Fh $\rightarrow$ 80h				V/µs	
	<ul> <li>High power (SP<sub>HP</sub>)</li> </ul>	1.2	1.7	—		
	<ul> <li>Low power (SP<sub>LP</sub>)</li> </ul>	0.05	0.12	—		
СТ	Channel to channel cross talk	_		-80	dB	
BW	3dB bandwidth				kHz	
	• High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	—		

1. Settling within ±1 LSB

- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{\text{DACR}}$  –100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV with  $V_{DDA}$  > 2.4 V
- 5. Calculated by a best fit curve from V\_{SS} + 100 mV to V\_{DACR} 100 mV
- V<sub>DDA</sub> = 3.0 V, reference select set for V<sub>DDA</sub> (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device



Peripheral operating requirements and behaviors




Figure 14. Typical INL error vs. digital code



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.1915	1.195	1.1977	V	1
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	—	1.2376	V	1
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	1
I <sub>bg</sub>	Bandgap only current	_	—	80	μA	1
$\Delta V_{LOAD}$	Load regulation • current = ± 1.0 mA	_	200	_	μV	1, 2
T <sub>stup</sub>	Buffer startup time	—	_	100	μs	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	—	2	_	mV	1

#### Table 30. VREF full-range operating behaviors

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

## Table 31. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

## Table 32. VREF limited-range operating behaviors


Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

# 6.7 Timers

See General switching specifications.

# 6.8 Communication interfaces







# 6.8.3 I<sup>2</sup>C switching specifications

See General switching specifications.

# 6.8.4 UART switching specifications

See General switching specifications.

# 6.8.5 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	-	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid		15	ns

Table 37. I2S/SAI master mode timing

Table continues on the next page...



Peripheral operating requirements and behaviors




Figure 21. I2S/SAI timing — slave modes

# 6.8.6 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 39. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes(full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	—	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	—	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	-	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	75	-	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns






Figure 23. I2S/SAI timing — slave modes

# 7 Dimensions

# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number		
81-pin MAPBGA	98ASA00344D		
121-pin MAPBGA	98ASA00344D		

# 8 Pinout

# 8.1 K11 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.





#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are the registered trademarks of ARM Limited. © 2012-2013 Freescale Semiconductor, Inc.

Document Number: K11P121M50SF4 Rev. 4 08/2013

