



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	162000
Number of Logic Elements/Cells	2835000
Total RAM Bits	396150400
Number of I/O	624
Number of Gates	-
Voltage - Supply	0.873V ~ 0.927V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	1924-BBGA, FCBGA
Supplier Device Package	1924-FCBGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcvu11p-3flgf1924e

Power Supply Requirements

Table 6 shows the minimum current, in addition to I_{CCQ} maximum, required by each Virtex UltraScale+ FPGA for proper power-on and configuration. If the current minimums shown in **Table 6** are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after V_{CCINT} is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 6: Power-on Current by Device⁽¹⁾

Device	$I_{CCINTMIN}$	$I_{CCINT_IOMIN} + I_{CCBRAMMIN}$	I_{CCOMIN}	$I_{CCAUXMIN} + I_{CCAUX_IOMIN}$	Units
XCVU3P	$I_{CCINTQ} + 2000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 950$	$I_{CCOQ} + 50$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 350$	mA
XCVU5P	$I_{CCINTQ} + 4000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 1900$	$I_{CCOQ} + 100$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 700$	mA
XCVU7P	$I_{CCINTQ} + 4000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 1900$	$I_{CCOQ} + 100$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 700$	mA
XCVU9P	$I_{CCINTQ} + 6000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 2850$	$I_{CCOQ} + 150$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 1050$	mA
XCVU11P	$I_{CCINTQ} + 6549$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 3111$	$I_{CCOQ} + 164$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 1146$	mA
XCVU13P	$I_{CCINTQ} + 8731$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 4148$	$I_{CCOQ} + 219$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 1528$	mA

Notes:

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power) to estimate power-on current for all supplies.

Table 7 shows the power supply ramp time.

Table 7: Power Supply Ramp Time

Symbol	Description	Min	Max	Units
T_{VCCINT}	Ramp time from GND to 95% of V_{CCINT} .	0.2	40	ms
T_{VCCINT_IO}	Ramp time from GND to 95% of V_{CCINT_IO} .	0.2	40	ms
T_{VCCO}	Ramp time from GND to 95% of V_{CCO} .	0.2	40	ms
T_{VCCAUX}	Ramp time from GND to 95% of V_{CCAUX} .	0.2	40	ms
$T_{VCCBRAM}$	Ramp time from GND to 95% of V_{CCBRAM} .	0.2	40	ms
$T_{MGTAVCC}$	Ramp time from GND to 95% of $V_{MGTAVCC}$.	0.2	40	ms
$T_{MGTAVTT}$	Ramp time from GND to 95% of $V_{MGTAVTT}$.	0.2	40	ms
$T_{MGTVCVCAUX}$	Ramp time from GND to 95% of $V_{MGTVCVCAUX}$.	0.2	40	ms

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels for the I/O Banks⁽¹⁾⁽²⁾⁽³⁾

I/O Standard	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}
	V , Min	V , Max	V , Min	V , Max	V , Max	V , Min	mA	mA
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	5.8	-5.8
HSTL_I_12	-0.300	$V_{REF} - 0.080$	$V_{REF} + 0.080$	$V_{CCO} + 0.300$	25% V_{CCO}	75% V_{CCO}	4.1	-4.1
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	6.2	-6.2
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% V_{CCO}	80% V_{CCO}	0.1	-0.1
LVCMOS12	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVCMOS15	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVCMOS18	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVDCI_15	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	7.0	-7.0
LVDCI_18	-0.300	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	7.0	-7.0
SSTL12	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.0	-8.0
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	9.0	-9.0
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	10.0	-10.0
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	7.0	-7.0
MIPI_DPHY_DCI_LP ⁽⁶⁾	-0.300	0.550	0.880	$V_{CCO} + 0.300$	0.050	1.100	0.01	-0.01

Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- POD10 and POD12 DC input and output levels are shown in [Table 9](#), [Table 13](#), and [Table 14](#).
- Supported drive strengths of 2, 4, 6, or 8 mA in the I/O banks.
- Supported drive strengths of 2, 4, 6, 8, or 12 mA in the I/O banks.
- Low-power option for MIPI_DPHY_DCI.

Table 9: DC Input Levels for Single-ended POD10 and POD12 I/O Standards⁽¹⁾⁽²⁾

I/O Standard	V_{IL}		V_{IH}	
	V , Min	V , Max	V , Min	V , Max
POD10	-0.300	$V_{REF} - 0.068$	$V_{REF} + 0.068$	$V_{CCO} + 0.300$
POD12	-0.300	$V_{REF} - 0.068$	$V_{REF} + 0.068$	$V_{CCO} + 0.300$

Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 16](#) correlates the current status of the Virtex UltraScale+ FPGA on a per speed grade basis.

Table 17: Speed Grade Designations by Device

Device	Speed Grade, Temperature Ranges, and V_{CCINT} Operating Voltages		
	Advance	Preliminary	Production
XCVU3P	-3E ($V_{CCINT} = 0.90V$) -2LE ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		-2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$) -1I ($V_{CCINT} = 0.85V$)
XCVU5P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU7P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU9P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU11P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU13P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		

Notes:

1. The lowest power -2L devices, where $V_{CCINT} = 0.72V$, are listed in the Vivado Design Suite as -2LV.

FPGA Logic Switching Characteristics

Table 24, high-performance IOB (HP), summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{INBUF_DELAY_PAD_I}$ is the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{OUTBUF_DELAY_O_PAD}$ is the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{OUTBUF_DELAY_TD_PAD}$ is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than $T_{OUTBUF_DELAY_TD_PAD}$ when the DCITERMDISABLE pin is used.

IOB High Performance (HP) Switching Characteristics

Table 24: IOB High Performance (HP) Switching Characteristics

I/O Standards	$T_{INBUF_DELAY_PAD_I}$				$T_{OUTBUF_DELAY_O_PAD}$				$T_{OUTBUF_DELAY_TD_PAD}$				Units
	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V	-3	-2	-1	
	-3	-2	-1	-2	-3	-2	-1	-2	-3	-2	-1	-2	
DIFF_HSTL_I_12_F	0.394	0.394	0.402	0.394	0.423	0.423	0.443	0.423	0.553	0.553	0.582	0.553	ns
DIFF_HSTL_I_12_M	0.394	0.394	0.402	0.394	0.552	0.552	0.583	0.552	0.641	0.641	0.679	0.641	ns
DIFF_HSTL_I_12_S	0.394	0.394	0.402	0.394	0.752	0.752	0.800	0.752	0.813	0.813	0.868	0.813	ns
DIFF_HSTL_I_18_F	0.319	0.319	0.339	0.319	0.456	0.456	0.474	0.456	0.576	0.576	0.606	0.576	ns
DIFF_HSTL_I_18_M	0.319	0.319	0.339	0.319	0.570	0.570	0.603	0.570	0.653	0.653	0.692	0.653	ns
DIFF_HSTL_I_18_S	0.319	0.319	0.339	0.319	0.782	0.782	0.834	0.782	0.816	0.816	0.871	0.816	ns
DIFF_HSTL_I_DCI_12_F	0.394	0.394	0.402	0.394	0.406	0.406	0.429	0.406	0.534	0.534	0.564	0.534	ns
DIFF_HSTL_I_DCI_12_M	0.394	0.394	0.402	0.394	0.557	0.557	0.587	0.557	0.653	0.653	0.694	0.653	ns
DIFF_HSTL_I_DCI_12_S	0.394	0.394	0.402	0.394	0.755	0.755	0.806	0.755	0.842	0.842	0.907	0.842	ns
DIFF_HSTL_I_DCI_18_F	0.323	0.323	0.339	0.323	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566	ns
DIFF_HSTL_I_DCI_18_M	0.323	0.323	0.339	0.323	0.555	0.555	0.586	0.555	0.643	0.643	0.684	0.643	ns
DIFF_HSTL_I_DCI_18_S	0.323	0.323	0.339	0.323	0.762	0.762	0.818	0.762	0.836	0.836	0.900	0.836	ns
DIFF_HSTL_I_DCI_F	0.397	0.397	0.417	0.397	0.431	0.431	0.445	0.431	0.555	0.555	0.575	0.555	ns
DIFF_HSTL_I_DCI_M	0.397	0.397	0.417	0.397	0.553	0.553	0.583	0.553	0.644	0.644	0.684	0.644	ns
DIFF_HSTL_I_DCI_S	0.397	0.397	0.417	0.397	0.767	0.767	0.823	0.767	0.848	0.848	0.912	0.848	ns
DIFF_HSTL_I_F	0.404	0.404	0.417	0.404	0.423	0.423	0.443	0.423	0.549	0.549	0.581	0.549	ns
DIFF_HSTL_I_M	0.404	0.404	0.417	0.404	0.555	0.555	0.586	0.555	0.640	0.640	0.677	0.640	ns
DIFF_HSTL_I_S	0.404	0.404	0.417	0.404	0.767	0.767	0.818	0.767	0.811	0.811	0.866	0.811	ns
DIFF_HSUL_12_DCI_F	0.381	0.381	0.400	0.381	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
DIFF_HSUL_12_DCI_M	0.381	0.381	0.400	0.381	0.557	0.557	0.587	0.557	0.653	0.653	0.694	0.653	ns
DIFF_HSUL_12_DCI_S	0.381	0.381	0.400	0.381	0.737	0.737	0.787	0.737	0.822	0.822	0.885	0.822	ns
DIFF_HSUL_12_F	0.394	0.394	0.402	0.394	0.412	0.412	0.430	0.412	0.538	0.538	0.566	0.538	ns
DIFF_HSUL_12_M	0.394	0.394	0.402	0.394	0.552	0.552	0.583	0.552	0.641	0.641	0.679	0.641	ns
DIFF_HSUL_12_S	0.394	0.394	0.402	0.394	0.752	0.752	0.800	0.752	0.813	0.813	0.868	0.813	ns

Table 24: IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standards	T _{INBUF_DELAY_PAD_I}			T _{OUTBUF_DELAY_O_PAD}			T _{OUTBUF_DELAY_TD_PAD}			Units			
	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V				
	-3	-2	-1	-2	-3	-2	-1	-2	-3				
DIFF POD10 DCI_F	0.411	0.411	0.430	0.411	0.425	0.425	0.444	0.425	0.555	0.555	0.584	0.555	ns
DIFF POD10 DCI_M	0.411	0.411	0.430	0.411	0.542	0.542	0.571	0.542	0.640	0.640	0.681	0.640	ns
DIFF POD10 DCI_S	0.411	0.411	0.430	0.411	0.754	0.754	0.815	0.754	0.850	0.850	0.917	0.850	ns
DIFF POD10 F	0.411	0.411	0.433	0.411	0.438	0.438	0.459	0.438	0.569	0.569	0.601	0.569	ns
DIFF POD10 M	0.411	0.411	0.433	0.411	0.538	0.538	0.568	0.538	0.630	0.630	0.667	0.630	ns
DIFF POD10 S	0.411	0.411	0.433	0.411	0.766	0.766	0.821	0.766	0.836	0.836	0.894	0.836	ns
DIFF POD12 DCI_F	0.407	0.407	0.432	0.407	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
DIFF POD12 DCI_M	0.407	0.407	0.432	0.407	0.543	0.543	0.572	0.543	0.638	0.638	0.678	0.638	ns
DIFF POD12 DCI_S	0.407	0.407	0.432	0.407	0.772	0.772	0.822	0.772	0.862	0.862	0.929	0.862	ns
DIFF POD12 F	0.409	0.409	0.430	0.409	0.455	0.455	0.476	0.455	0.595	0.595	0.626	0.595	ns
DIFF POD12 M	0.409	0.409	0.430	0.409	0.551	0.551	0.582	0.551	0.641	0.641	0.679	0.641	ns
DIFF POD12 S	0.409	0.409	0.430	0.409	0.767	0.767	0.817	0.767	0.832	0.832	0.889	0.832	ns
DIFF SSTL12 DCI_F	0.381	0.381	0.400	0.381	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
DIFF SSTL12 DCI_M	0.381	0.381	0.400	0.381	0.557	0.557	0.587	0.557	0.654	0.654	0.694	0.654	ns
DIFF SSTL12 DCI_S	0.381	0.381	0.400	0.381	0.754	0.754	0.803	0.754	0.842	0.842	0.908	0.842	ns
DIFF SSTL12 F	0.394	0.394	0.402	0.394	0.412	0.412	0.430	0.412	0.538	0.538	0.566	0.538	ns
DIFF SSTL12 M	0.394	0.394	0.402	0.394	0.553	0.553	0.584	0.553	0.641	0.641	0.676	0.641	ns
DIFF SSTL12 S	0.394	0.394	0.402	0.394	0.758	0.758	0.808	0.758	0.823	0.823	0.879	0.823	ns
DIFF SSTL135 DCI_F	0.371	0.371	0.402	0.371	0.411	0.411	0.428	0.411	0.537	0.537	0.565	0.537	ns
DIFF SSTL135 DCI_M	0.371	0.371	0.402	0.371	0.551	0.551	0.582	0.551	0.645	0.645	0.685	0.645	ns
DIFF SSTL135 DCI_S	0.371	0.371	0.402	0.371	0.746	0.746	0.799	0.746	0.829	0.829	0.893	0.829	ns
DIFF SSTL135 F	0.375	0.375	0.402	0.375	0.408	0.408	0.428	0.408	0.528	0.528	0.561	0.528	ns
DIFF SSTL135 M	0.375	0.375	0.402	0.375	0.555	0.555	0.585	0.555	0.641	0.641	0.679	0.641	ns
DIFF SSTL135 S	0.375	0.375	0.402	0.375	0.772	0.772	0.823	0.772	0.827	0.827	0.878	0.827	ns
DIFF SSTL15 DCI_F	0.397	0.397	0.417	0.397	0.412	0.412	0.429	0.412	0.531	0.531	0.563	0.531	ns
DIFF SSTL15 DCI_M	0.397	0.397	0.417	0.397	0.553	0.553	0.583	0.553	0.645	0.645	0.685	0.645	ns
DIFF SSTL15 DCI_S	0.397	0.397	0.417	0.397	0.768	0.768	0.822	0.768	0.847	0.847	0.912	0.847	ns
DIFF SSTL15 F	0.404	0.404	0.417	0.404	0.424	0.424	0.445	0.424	0.551	0.551	0.577	0.551	ns
DIFF SSTL15 M	0.404	0.404	0.417	0.404	0.554	0.554	0.585	0.554	0.639	0.639	0.677	0.639	ns
DIFF SSTL15 S	0.404	0.404	0.417	0.404	0.767	0.767	0.817	0.767	0.813	0.813	0.867	0.813	ns
DIFF SSTL18 I DCI_F	0.320	0.320	0.336	0.320	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566	ns
DIFF SSTL18 I DCI_M	0.320	0.320	0.336	0.320	0.554	0.554	0.585	0.554	0.644	0.644	0.683	0.644	ns
DIFF SSTL18 I DCI_S	0.320	0.320	0.336	0.320	0.762	0.762	0.818	0.762	0.837	0.837	0.899	0.837	ns
DIFF SSTL18 I F	0.316	0.316	0.336	0.316	0.454	0.454	0.476	0.454	0.578	0.578	0.608	0.578	ns
DIFF SSTL18 I M	0.316	0.316	0.336	0.316	0.571	0.571	0.603	0.571	0.652	0.652	0.692	0.652	ns
DIFF SSTL18 I S	0.316	0.316	0.336	0.316	0.782	0.782	0.835	0.782	0.816	0.816	0.870	0.816	ns
HSLVDCI_15_F	0.393	0.393	0.415	0.393	0.425	0.425	0.443	0.425	0.548	0.548	0.579	0.548	ns
HSLVDCI_15_M	0.393	0.393	0.415	0.393	0.552	0.552	0.581	0.552	0.644	0.644	0.684	0.644	ns
HSLVDCI_15_S	0.393	0.393	0.415	0.393	0.748	0.748	0.802	0.748	0.827	0.827	0.890	0.827	ns
HSLVDCI_18_F	0.424	0.424	0.447	0.424	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566	ns
HSLVDCI_18_M	0.424	0.424	0.447	0.424	0.567	0.567	0.598	0.567	0.658	0.658	0.699	0.658	ns

Table 24: IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standards	T _{INBUF_DELAY_PAD_I}			T _{OUTBUF_DELAY_O_PAD}			T _{OUTBUF_DELAY_TD_PAD}			Units			
	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V				
	-3	-2	-1	-2	-3	-2	-1	-2	-3				
POD12_DCI_F	0.409	0.409	0.431	0.409	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
POD12_DCI_M	0.409	0.409	0.431	0.409	0.543	0.543	0.572	0.543	0.638	0.638	0.678	0.638	ns
POD12_DCI_S	0.409	0.409	0.431	0.409	0.772	0.772	0.822	0.772	0.862	0.862	0.929	0.862	ns
POD12_F	0.409	0.409	0.431	0.409	0.455	0.455	0.476	0.455	0.595	0.595	0.626	0.595	ns
POD12_M	0.409	0.409	0.431	0.409	0.551	0.551	0.582	0.551	0.641	0.641	0.679	0.641	ns
POD12_S	0.409	0.409	0.431	0.409	0.767	0.767	0.817	0.767	0.832	0.832	0.889	0.832	ns
SLVS_400_18	0.539	0.539	0.620	0.539	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
SSTL12_DCI_F	0.381	0.381	0.399	0.381	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
SSTL12_DCI_M	0.381	0.381	0.399	0.381	0.557	0.557	0.587	0.557	0.654	0.654	0.694	0.654	ns
SSTL12_DCI_S	0.381	0.381	0.399	0.381	0.754	0.754	0.803	0.754	0.842	0.842	0.908	0.842	ns
SSTL12_F	0.403	0.403	0.403	0.403	0.412	0.412	0.430	0.412	0.538	0.538	0.566	0.538	ns
SSTL12_M	0.403	0.403	0.403	0.403	0.553	0.553	0.584	0.553	0.641	0.641	0.676	0.641	ns
SSTL12_S	0.403	0.403	0.403	0.403	0.758	0.758	0.808	0.758	0.823	0.823	0.879	0.823	ns
SSTL135_DCI_F	0.366	0.366	0.399	0.366	0.411	0.411	0.428	0.411	0.537	0.537	0.565	0.537	ns
SSTL135_DCI_M	0.366	0.366	0.399	0.366	0.551	0.551	0.582	0.551	0.645	0.645	0.685	0.645	ns
SSTL135_DCI_S	0.366	0.366	0.399	0.366	0.746	0.746	0.799	0.746	0.829	0.829	0.893	0.829	ns
SSTL135_F	0.378	0.378	0.399	0.378	0.408	0.408	0.428	0.408	0.528	0.528	0.561	0.528	ns
SSTL135_M	0.378	0.378	0.399	0.378	0.555	0.555	0.585	0.555	0.641	0.641	0.679	0.641	ns
SSTL135_S	0.378	0.378	0.399	0.378	0.772	0.772	0.823	0.772	0.827	0.827	0.878	0.827	ns
SSTL15_DCI_F	0.402	0.402	0.417	0.402	0.412	0.412	0.429	0.412	0.531	0.531	0.563	0.531	ns
SSTL15_DCI_M	0.402	0.402	0.417	0.402	0.553	0.553	0.583	0.553	0.645	0.645	0.685	0.645	ns
SSTL15_DCI_S	0.402	0.402	0.417	0.402	0.768	0.768	0.822	0.768	0.847	0.847	0.912	0.847	ns
SSTL15_F	0.371	0.371	0.400	0.371	0.408	0.408	0.428	0.408	0.530	0.530	0.556	0.530	ns
SSTL15_M	0.371	0.371	0.400	0.371	0.554	0.554	0.585	0.554	0.639	0.639	0.677	0.639	ns
SSTL15_S	0.371	0.371	0.400	0.371	0.767	0.767	0.817	0.767	0.813	0.813	0.867	0.813	ns
SSTL18_I_DCI_F	0.329	0.329	0.336	0.329	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566	ns
SSTL18_I_DCI_M	0.329	0.329	0.336	0.329	0.554	0.554	0.585	0.554	0.644	0.644	0.683	0.644	ns
SSTL18_I_DCI_S	0.329	0.329	0.336	0.329	0.762	0.762	0.818	0.762	0.837	0.837	0.899	0.837	ns
SSTL18_I_F	0.316	0.316	0.337	0.316	0.454	0.454	0.476	0.454	0.578	0.578	0.608	0.578	ns
SSTL18_I_M	0.316	0.316	0.337	0.316	0.571	0.571	0.603	0.571	0.652	0.652	0.692	0.652	ns
SSTL18_I_S	0.316	0.316	0.337	0.316	0.782	0.782	0.835	0.782	0.816	0.816	0.870	0.816	ns
SUB_LVDS	0.539	0.539	0.620	0.539	0.660	0.660	0.692	0.660	969.863	969.863	969.863	969.863	ns

Input/Output Delay Switching Characteristics

Table 30: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages			Units
		0.90V	0.85V	0.72V	
		-3	-2	-1	
F_{REFCLK}	REFCLK frequency for IDELAYCTRL (component mode).	300 to 800			MHz
	REFCLK frequency for BITSLICE_CONTROL (native mode). (1)	300 to 2666.67	300 to 2666.67	300 to 2400	
T_{MINPER_CLK}	Minimum period for IODELAY clock.	3.195	3.195	3.195	ns
T_{MINPER_RST}	Minimum reset pulse width.	52.00			ns
$T_{IDELAY_RESOLUTION}/T_{ODELAY_RESOLUTION}$	IDELAY/ODELAY chain resolution.	2.1 to 12			ps

Notes:

- PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY_MODE = VCO_HALF, the minimum frequency is PLL_FVCOMIN/2.

DSP48 Slice Switching Characteristics

Table 31: DSP48 Slice Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages			Units
		0.90V	0.85V	0.72V	
		-3	-2	-1	
Maximum Frequency					
F_{MAX}	With all registers used.	891	775	645	644 MHz
F_{MAX_PATDET}	With pattern detector.	794	687	571	562 MHz
$F_{MAX_MULT_NOMREG}$	Two register multiply without MREG.	635	544	456	440 MHz
$F_{MAX_MULT_NOMREG_PATDET}$	Two register multiply without MREG with pattern detect.	577	492	410	395 MHz
$F_{MAX_PREADD_NOADREG}$	Without ADREG.	655	565	468	453 MHz
$F_{MAX_NOPIPELINEREG}$	Without pipeline registers (MREG, ADREG).	483	410	338	323 MHz
$F_{MAX_NOPIPELINEREG_PATDET}$	Without pipeline registers (MREG, ADREG) with pattern detect.	448	379	314	299 MHz

Clock Buffers and Networks

Table 32: Clock Buffers Switching Characteristics

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.90V	0.85V	0.72V	
		-3	-2	-1	
Global Clock Switching Characteristics (Including BUFGCTRL)					
F _{MAX}	Maximum frequency of a global clock tree (BUFG).	891	775	667	725 MHz
Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)					
F _{MAX}	Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV).	891	775	667	725 MHz
Global Clock Buffer with Clock Enable (BUFGCE)					
F _{MAX}	Maximum frequency of a global clock buffer with clock enable (BUFGCE).	891	775	667	725 MHz
Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)					
F _{MAX}	Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF).	891	775	667	725 MHz
GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)					
F _{MAX}	Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability.	512	512	512	512 MHz

MMCM Switching Characteristics

Table 33: MMCM Specification

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages			Units	
		0.90V	0.85V	0.72V		
		-3	-2	-1		
MMCM_F _{INMAX}	Maximum input clock frequency.	1066	933	800	MHz	
MMCM_F _{INMIN}	Minimum input clock frequency.	10	10	10	MHz	
MMCM_F _{INJITTER}	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max				
MMCM_F _{INDUTY}	Input duty cycle range: 10–49 MHz.	25–75			%	
	Input duty cycle range: 50–199 MHz.	30–70			%	
	Input duty cycle range: 200–399 MHz.	35–65			%	
	Input duty cycle range: 400–499 MHz.	40–60			%	
	Input duty cycle range: >500 MHz.	45–55			%	
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase shift clock frequency.	0.01	0.01	0.01	MHz	
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase shift clock frequency.	550	500	450	MHz	
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency.	800	800	800	MHz	
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency.	1600	1600	1600	MHz	
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical.(1)	1.00	1.00	1.00	MHz	
	High MMCM bandwidth at typical.(1)	4.00	4.00	4.00	MHz	
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs.(2)	0.12	0.12	0.12	ns	
MMCM_T _{OUTJITTER}	MMCM output jitter.	Note 3				
MMCM_T _{OUTDUTY}	MMCM output clock duty cycle precision.(4)	0.165	0.20	0.20	0.20	ns
MMCM_T _{LOCKMAX}	MMCM maximum lock time for MMCM_F _{PFDMIN} .	100	100	100	100	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency.	891	775	667	725	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency.(4)(5)	6.25	6.25	6.25	6.25	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation.	< 20% of clock input period or 1 ns Max				
MMCM_RST _{MINPULSE}	Minimum reset pulse width.	5.00	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector.	550	500	450	500	MHz
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector.	10	10	10	10	MHz
MMCM_T _{FBDELAY}	Maximum delay in the feedback path.	5 ns Max or one clock cycle				
MMCM_F _{DPRCLK_MAX}	Maximum DRP clock frequency	250	250	250	250	MHz

Notes:

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as $F_{vco}/128$ assuming output duty cycle is 50%.

Table 37: Global Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages				Units
			0.90V	0.85V	0.72V		
			-3	-2	-1	-2	
SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM.							
TICKOFMMCMCC	Global clock input and output flip-flop <i>with</i> MMCM.	XCVU3P	1.80	1.80	1.94	2.34	ns
		XCVU5P	1.80	1.80	1.94	2.34	ns
		XCVU7P	1.80	1.80	1.94	2.34	ns
		XCVU9P	1.80	1.80	1.94	2.34	ns
		XCVU11P	1.56	1.56	1.68	2.07	ns
		XCVU13P	1.56	1.56	1.68	2.07	ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
2. MMCM output jitter is already included in the timing calculation.

Device Pin-to-Pin Input Parameter Guidelines

The pin-to-pin numbers in [Table 38](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 38: Global Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages				Units	
			0.90V	0.85V	0.72V			
			-3	-2	-1	-2		
Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard. (1)(2)(3)								
$T_{PSMMCMCC_VU3P}$	Global clock input and input flip-flop (or latch) with MMCM.	Setup	XCVU3P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU3P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU5P}$		Setup	XCVU5P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU5P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU7P}$		Setup	XCVU7P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU7P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU9P}$		Setup	XCVU9P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU9P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU11P}$		Setup	XCVU11P	1.92	1.92	2.05	2.36	ns
$T_{PHMMCMCC_VU11P}$				-0.13	-0.13	-0.13	0.16	ns
$T_{PSMMCMCC_VU13P}$		Setup	XCVU13P	1.92	1.92	2.05	2.36	ns
$T_{PHMMCMCC_VU13P}$				-0.13	-0.13	-0.13	0.16	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 39: Sampling Window

Description	Speed Grade and V_{CCINT} Operating Voltages				Units
	0.90V	0.85V		0.72V	
	-3	-2	-1	-2	
T_{SAMP_BUFG} (1)	510	610	610	610	ps
$T_{SAMP_NATIVE_DPA}$	100	100	125	125	ps
$T_{SAMP_NATIVE_BISC}$	60	60	85	85	ps

Notes:

1. This parameter indicates the total sampling error of the Virtex UltraScale+ FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew.

Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 40: Package Skew

Symbol	Description	Device	Package	Value	Units
PKGSKEW	Package Skew	XCVU3P	FFVC1517	197	ps
		XCVU5P	FLVA2104	175	ps
			FLVB2104	225	ps
			FLVC2104	216	ps
		XCVU7P	FLVA2104	175	ps
			FLVB2104	225	ps
			FLVC2104	216	ps
		XCVU9P	FLGA2104	217	ps
			FLGB2104	275	ps
			FLGC2104	299	ps
			FSGD2104	229	ps
			FLGA2577	149	ps
		XCVU11P	FLGF1924	180	ps
			FLGB2104	216	ps
			FLGC2104		ps
			FSGD2104		ps
			FLGA2577	154	ps
		XCVU13P	FHGA2104		ps
			FHGB2104	259	ps
			FHGC2104	182	ps
			FIGD2104		ps
			FLGA2577	140	ps

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.




Figure 3: Single-Ended Peak-to-Peak Voltage

ds923_03_041816




Figure 4: Differential Peak-to-Peak Voltage

ds923_04_041816

[Table 42](#) and [Table 43](#) summarize the DC specifications of the clock input of the GTY transceivers in Virtex UltraScale+ FPGAs. Consult www.xilinx.com/products/technology/high-speed-serial for further details.

Table 42: GTY Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Typ	Max	Units
V_{IDIFF}	Differential peak-to-peak input voltage	250	—	2000	mV
R_{IN}	Differential input resistance	—	100	—	Ω
C_{EXT}	Required external AC coupling capacitor	—	10	—	nF

Table 43: GTY Transceiver Clock Output Level Specification

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{OL}	Output high voltage for P and N	$R_T = 100\Omega$ across P and N signals	100	—	330	mV
V_{OH}	Output low voltage for P and N	$R_T = 100\Omega$ across P and N signals	500	—	700	mV
V_{DDOUT}	Differential output voltage (P-N), P = High (N-P), N = High	$R_T = 100\Omega$ across P and N signals	300	—	430	mV
V_{CMOUT}	Common mode voltage	$R_T = 100\Omega$ across P and N signals	300	—	500	mV

GTY Transceiver Switching Characteristics

Consult www.xilinx.com/products/technology/high-speed-serial for further information.

Table 44: GTY Transceiver Performance

Symbol	Description	Output Divider	Speed Grade and V _{CCINT} Operating Voltages						Units		
			0.90V		0.85V			0.72V			
			-3	-2	-1	-2					
F _{GTYMAX}	GTY maximum line rate		32.75 ⁽¹⁾		28.21 ⁽¹⁾		25.7813 ⁽¹⁾		28.21 ⁽¹⁾		
F _{GTYMIN}	GTY minimum line rate		0.5		0.5		0.5		0.5		
			Min	Max	Min	Max	Min	Max	Min	Max	
F _{GTYCRANGE}	CPLL line rate range ⁽²⁾	1	4.0	12.5	4.0	12.5	4.0	8.5	4.0	12.5	
		2	2.0	6.25	2.0	6.25	2.0	4.25	2.0	6.25	
		4	1.0	3.125	1.0	3.125	1.0	2.125	1.0	3.125	
		8	0.5	1.5625	0.5	1.5625	0.5	1.0625	0.5	1.5625	
		16	N/A						Gb/s		
		32	N/A						Gb/s		
			Min	Max	Min	Max	Min	Max	Min	Max	
F _{GTYQRANGE1}	QPLL0 line rate range ⁽³⁾	1	19.6	32.75	19.6	28.21	19.6	25.7813	19.6	28.21	
		1	9.8	16.375	9.8	16.375	9.8	12.5	9.8	16.375	
		2	4.9	8.1875	4.9	8.1875	4.9	8.1875	4.9	8.1875	
		4	2.45	4.09375	2.45	4.09375	2.45	4.09375	2.45	4.09375	
		8	1.225	2.04688	1.225	2.04688	1.225	2.04688	1.225	2.04688	
		16	0.6125	1.02344	0.6125	1.02344	0.6125	1.02344	0.6125	1.02344	
			Min	Max	Min	Max	Min	Max	Min	Max	
F _{GTYQRANGE2}	QPLL1 line rate range ⁽⁴⁾	1	16.0	26.0	16.0	26.0	19.6	25.7813	16.0	26.0	
		1	8.0	13.0	8.0	13.0	8.0	12.5	8.0	13.0	
		2	4.0	6.5	4.0	6.5	4.0	6.5	4.0	6.5	
		4	2.0	3.25	2.0	3.25	2.0	3.25	2.0	3.25	
		8	1.0	1.625	1.0	1.625	1.0	1.625	1.0	1.625	
		16	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5	0.8125	
			Min	Max	Min	Max	Min	Max	Min	Max	
F _{CPLL RANGE}	CPLL frequency range		2.0	6.25	2.0	6.25	2.0	4.25	2.0	6.25	
F _{QPLL0 RANGE}	QPLL0 frequency range		9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375	
F _{QPLL1 RANGE}	QPLL1 frequency range		8.0	13.0	8.0	13.0	8.0	13.0	8.0	13.0	

Notes:

1. XCVU11P devices in the FLGF1924 package have a maximum GTY transceiver line rate of 16.3 Gb/s.
2. The values listed are the rounded results of the calculated equation $(2 \times \text{CPLL_Frequency})/\text{Output_Divider}$.
3. The values listed are the rounded results of the calculated equation $(2 \times \text{QPLL0_Frequency})/\text{Output_Divider}$.
4. The values listed are the rounded results of the calculated equation $(2 \times \text{QPLL1_Frequency})/\text{Output_Divider}$.

Table 48: GTY Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T _{LOCK}	Initial PLL lock.		—	—	1	ms
T _{DLOCK}	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	37 x 10 ⁶	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	2.3 x 10 ⁶	UI

Table 49: GTY Transceiver User Clock Switching Characteristics⁽¹⁾

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and V _{CCINT} Operating Voltages			Units
		Internal Logic	Interconnect Logic	0.90V	0.85V	0.72V	
F _{TXOUTPMA}	TXOUTCLK maximum frequency sourced from OUTCLKPMA	511.719	511.719	402.833	402.833	MHz	
F _{RXOUTPMA}	RXOUTCLK maximum frequency sourced from OUTCLKPMA	511.719	511.719	402.833	402.833	MHz	
F _{TXOUTPROGDIV}	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK	511.719	511.719	511.719	511.719	MHz	
F _{RXOUTPROGDIV}	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK	511.719	511.719	511.719	511.719	MHz	
F _{TXIN}	TXUSRCLK ⁽²⁾ maximum frequency	16	16, 32	511.719	511.719	390.625	390.625 MHz
		32	32, 64	511.719	511.719	390.625	390.625 MHz
		64	64, 128	511.719	440.781	402.832	402.832 MHz
		20	20, 40	409.375	409.375	312.500	312.500 MHz
		40	40, 80	409.375	409.375	312.500	350.000 MHz
		80	80, 160	409.375	352.625	322.266	352.625 MHz
F _{RXIN}	RXUSRCLK ⁽²⁾ maximum frequency	16	16, 32	511.719	511.719	390.625	390.625 MHz
		32	32, 64	511.719	511.719	390.625	390.625 MHz
		64	64, 128	511.719	440.781	402.832	402.832 MHz
		20	20, 40	409.375	409.375	312.500	312.500 MHz
		40	40, 80	409.375	409.375	312.500	350.000 MHz
		80	80, 160	409.375	352.625	322.266	352.625 MHz

Table 50: GTY Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T _{J3.20}	Total jitter ⁽³⁾⁽⁴⁾	3.20 Gb/s ⁽⁵⁾	—	—	0.20	UI
D _{J3.20}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.10	UI
T _{J2.5}	Total jitter ⁽³⁾⁽⁴⁾	2.5 Gb/s ⁽⁶⁾	—	—	0.20	UI
D _{J2.5}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.10	UI
T _{J1.25}	Total jitter ⁽³⁾⁽⁴⁾	1.25 Gb/s ⁽⁷⁾	—	—	0.15	UI
D _{J1.25}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.06	UI
T _{J500}	Total jitter ⁽³⁾⁽⁴⁾	500 Mb/s ⁽⁸⁾	—	—	0.10	UI
D _{J500}	Deterministic jitter ⁽³⁾⁽⁴⁾		—	—	0.03	UI

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTY Quad) at maximum line rate.
2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of 10^{-12} .
5. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
6. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.
8. CPLL frequency at 2.0 GHz and TXOUT_DIV = 8.

Table 51: GTY Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F_{GTYRX}	Serial data rate		0.500	–	F_{GTYMAX}	Gb/s
R_{XSST}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated at 33 kHz	-5000	–	0	ppm
R_{XRL}	Run length (CID)		–	–	256	UI
$R_{XPMMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	–	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	–	700	ppm
		Bit rates > 8.0 Gb/s	-200	–	200	ppm
SJ Jitter Tolerance⁽²⁾						
$J_{T_SJ32.75}$	Sinusoidal jitter (QPLL) ⁽³⁾	32.75 Gb/s	0.25	–	–	UI
$J_{T_SJ28.21}$	Sinusoidal jitter (QPLL) ⁽³⁾	28.21 Gb/s	0.30	–	–	UI
$J_{T_SJ16.375}$	Sinusoidal jitter (QPLL) ⁽³⁾	16.375 Gb/s	0.30	–	–	UI
$J_{T_SJ15.0}$	Sinusoidal jitter (QPLL) ⁽³⁾	15.0 Gb/s	0.30	–	–	UI
$J_{T_SJ14.1}$	Sinusoidal jitter (QPLL) ⁽³⁾	14.1 Gb/s	0.30	–	–	UI
$J_{T_SJ13.1}$	Sinusoidal jitter (QPLL) ⁽³⁾	13.1 Gb/s	0.30	–	–	UI
$J_{T_SJ12.5}$	Sinusoidal jitter (QPLL) ⁽³⁾	12.5 Gb/s	0.30	–	–	UI
$J_{T_SJ11.3}$	Sinusoidal jitter (QPLL) ⁽³⁾	11.3 Gb/s	0.30	–	–	UI
$J_{T_SJ10.32_QPLL}$	Sinusoidal jitter (QPLL) ⁽³⁾	10.32 Gb/s	0.30	–	–	UI
$J_{T_SJ10.32_CPLL}$	Sinusoidal jitter (CPLL) ⁽³⁾	10.32 Gb/s	0.30	–	–	UI
$J_{T_SJ9.953_QPLL}$	Sinusoidal jitter (QPLL) ⁽³⁾	9.953 Gb/s	0.30	–	–	UI
$J_{T_SJ9.953_CPLL}$	Sinusoidal jitter (CPLL) ⁽³⁾	9.953 Gb/s	0.30	–	–	UI
$J_{T_SJ8.0}$	Sinusoidal jitter (CPLL) ⁽³⁾	8.0 Gb/s	0.42	–	–	UI
$J_{T_SJ6.6}$	Sinusoidal jitter (CPLL) ⁽³⁾	6.6 Gb/s	0.44	–	–	UI
$J_{T_SJ5.0}$	Sinusoidal jitter (CPLL) ⁽³⁾	5.0 Gb/s	0.44	–	–	UI
$J_{T_SJ4.25}$	Sinusoidal jitter (CPLL) ⁽³⁾	4.25 Gb/s	0.44	–	–	UI
$J_{T_SJ3.2}$	Sinusoidal jitter (CPLL) ⁽³⁾	3.2 Gb/s ⁽⁴⁾	0.45	–	–	UI
$J_{T_SJ2.5}$	Sinusoidal jitter (CPLL) ⁽³⁾	2.5 Gb/s ⁽⁵⁾	0.30	–	–	UI
$J_{T_SJ1.25}$	Sinusoidal jitter (CPLL) ⁽³⁾	1.25 Gb/s ⁽⁶⁾	0.30	–	–	UI
J_{T_SJ500}	Sinusoidal jitter (CPLL) ⁽³⁾	500 Mb/s ⁽⁷⁾	0.30	–	–	UI
SJ Jitter Tolerance with Stressed Eye⁽²⁾						
$J_{T_TJSE3.2}$	Total jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.70	–	–	UI
		6.6 Gb/s	0.70	–	–	UI
$J_{T_TJSE6.6}$	Sinusoidal jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.10	–	–	UI
		6.6 Gb/s	0.10	–	–	UI

Notes:

1. Using RXOUT_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of 10^{-12} .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

Table 52: GTY Transceiver Protocol List (Cont'd)

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
Serial RapidIO	RapidIO specification 3.1	1.25–10.3125	Compliant
DisplayPort (source only)	DP 1.2B CTS	1.62–5.4	Compliant ⁽³⁾
Fibre channel	FC-PI-4	1.0625–14.025	Compliant
SATA Gen1, 2, 3	Serial ATA revision 3.0 specification	1.5, 3.0, and 6.0	Compliant
SAS Gen1, 2, 3	T10/BSR INCITS 519	3.0, 6.0, and 12.0	Compliant
SFI-5	OIF-SFI5-01.0	0.625 - 12.5	Compliant
Aurora	CEI-6G, CEI-11G-LR	All rates	Compliant

Notes:

1. 25 dB loss at Nyquist without FEC.
2. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
3. This protocol requires external circuitry to achieve compliance.

Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Overview* ([DS890](#)) lists how many blocks are in each Virtex UltraScale+ FPGA.

Table 56: Maximum Performance for 100G Ethernet Designs

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2 ⁽¹⁾	-1	-2	
F _{TX_CLK}	Transmit clock	390.625	390.625	322.223	322.223	MHz
F _{RX_CLK}	Receive clock	390.625	390.625	322.223	322.223	MHz
F _{RX_SERDES_CLK}	Receive serializer/deserializer clock	390.625	390.625	322.223	322.223	MHz
F _{DRP_CLK}	Dynamic reconfiguration port clock	250.00	250.00	250.00	250.00	MHz

Notes:

1. The maximum clock frequency of 390.625 MHz only applies to the CAUI-10 interface. The maximum clock frequency for the CAUI-4 interface is 322.223 MHz.

Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Overview* ([DS890](#)) lists how many blocks are in each Virtex UltraScale+ FPGA.

Table 57: Maximum Performance for PCI Express Designs⁽¹⁾⁽²⁾

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2	-1	-2	
F _{PIPECLK}	Pipe clock maximum frequency.	250.00	250.00	250.00	250.00	MHz
F _{CORECLK}	Core clock maximum frequency.	500.00	500.00	500.00	250.00	MHz
F _{DRPCLK}	DRP clock maximum frequency.	250.00	250.00	250.00	250.00	MHz
F _{MCAPCLK}	MCAP clock maximum frequency.	125.00	125.00	125.00	125.00	MHz

Notes:

1. PCI Express Gen4 operation is supported for x1, x2, x4, and x8 widths.
2. PCI Express Gen4 operation is supported in -3E, -2E, and -1I speed grades.

Revision History

The following table shows the revision history for this document.

Date	Version	Description of Revisions
04/19/2017	1.1	Updated the Summary description. In Table 1 , updated Note 6 , added data, and added Note 7 , Note 8 , and Note 9 . Updated and added data to Table 2 through Table 6 . Removed the -1LI speed grade. Updated Table 16 , Table 17 , and Table 18 to production release in Vivado Design Suite 2017.1 for the XCVU3P: -2E, -2I, -1E, -1I. Updated Table 15 . Added Note 1 to Table 17 . Updated Table 19 , Table 20 , Table 24 , Table 25 , Table 26 , Table 28 , Table 29 , and Table 30 . Added Table 21 . Added MMCM_FDPRCLK_MAX to Table 33 and PLL_FDPRCLK_MAX to Table 34 . Updated to Vivado Design Suite 2017.1 Table 35 , Table 36 , Table 37 , and Table 38 . Added data to Table 39 and Table 40 . Updated the GTY Transceiver Specifications section. Revised the Integrated Interface Block for Interlaken section. Updated the System Monitor Specifications section adding notes to the tables. Updated the Configuration Switching Characteristics section. Removed the eFUSE Programming Conditions table and added the specifications to Table 2 and Table 3 . Updated the Automotive Applications Disclaimer .
04/20/2016	1.0	Initial Xilinx release.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.