



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	162000
Number of Logic Elements/Cells	2835000
Total RAM Bits	396150400
Number of I/O	572
Number of Gates	-
Voltage - Supply	0.873V ~ 0.927V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	2104-BBGA, FCBGA
Supplier Device Package	2104-FCBGA (47.5x47.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xcvu11p-3fsgd2104e">https://www.e-xfl.com/product-detail/xilinx/xcvu11p-3fsgd2104e</a>

## Recommended Operating Conditions

 Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

Symbol	Description	Min	Typ	Max	Units
<b>FPGA Logic</b>					
V <sub>CCINT</sub>	Internal supply voltage.	0.825	0.850	0.876	V
	For -2LE (V <sub>CCINT</sub> = 0.72V) devices: internal supply voltage.	0.698	0.720	0.742	V
	For -3E devices: internal supply voltage.	0.873	0.900	0.927	V
V <sub>CCINT_IO</sub> <sup>(3)</sup>	Internal supply voltage for the I/O banks.	0.825	0.850	0.876	V
	For -2LE devices (V <sub>CCINT</sub> = 0.85V): internal supply voltage for the I/O banks.	0.825	0.850	0.876	V
	For -3E devices: internal supply voltage for the I/O banks.	0.873	0.900	0.927	V
V <sub>CCBRAM</sub>	Block RAM supply voltage.	0.825	0.850	0.876	V
	For -3E devices: block RAM supply voltage.	0.873	0.900	0.927	V
V <sub>CCAUX</sub>	Auxiliary supply voltage.	1.746	1.800	1.854	V
V <sub>CCO</sub> <sup>(4)(5)</sup>	Supply voltage for I/O banks.	0.950	–	1.900	V
V <sub>CCAUX_IO</sub> <sup>(6)</sup>	Auxiliary I/O supply voltage.	1.746	1.800	1.854	V
V <sub>IN</sub> <sup>(7)</sup>	I/O input voltage.	–0.200	–	V <sub>CCO</sub> + 0.200	V
I <sub>IN</sub> <sup>(8)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	–	–	10	mA
V <sub>BATT</sub> <sup>(9)</sup>	Battery voltage.	1.000	–	1.890	V
<b>GTy Transceiver</b>					
V <sub>MGTAVCC</sub> <sup>(10)</sup>	Analog supply voltage for the GTy transceiver.	0.873	0.900	0.927	V
V <sub>MGTAVTT</sub> <sup>(10)</sup>	Analog supply voltage for the GTy transmitter and receiver termination circuits.	1.164	1.20	1.236	V
V <sub>MGTVCCAUX</sub> <sup>(10)</sup>	Auxiliary analog QPLL voltage supply for the transceivers.	1.746	1.80	1.854	V
V <sub>MGTAVTTRCAL</sub> <sup>(10)</sup>	Analog supply voltage for the resistor calibration circuit of the GTy transceiver column.	1.164	1.20	1.236	V

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
<i>Uncalibrated programmable on-die termination in I/O banks (measured per JEDEC specification)</i>					
R <sup>(9)</sup>	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 where ODT = RTT_40.	-50%	40	+50%	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 where ODT = RTT_48.	-50%	48	+50%	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 where ODT = RTT_60.	-50%	60	+50%	Ω
	Programmable input termination to V <sub>CCO</sub> where ODT = RTT_40.	-50%	40	+50%	Ω
	Programmable input termination to V <sub>CCO</sub> where ODT = RTT_48.	-50%	48	+50%	Ω
	Programmable input termination to V <sub>CCO</sub> where ODT = RTT_60.	-50%	60	+50%	Ω
	Programmable input termination to V <sub>CCO</sub> where ODT = RTT_120.	-50%	120	+50%	Ω
	Programmable input termination to V <sub>CCO</sub> where ODT = RTT_240.	-50%	240	+50%	Ω
Internal V <sub>REF</sub>	50% V <sub>CCO</sub>	V <sub>CCO</sub> × 0.49	V <sub>CCO</sub> × 0.50	V <sub>CCO</sub> × 0.51	V
	70% V <sub>CCO</sub>	V <sub>CCO</sub> × 0.69	V <sub>CCO</sub> × 0.70	V <sub>CCO</sub> × 0.71	V
Differential termination	Programmable differential termination (TERM_100) for the I/O banks.	-35%	100	+35%	Ω
n	Temperature diode ideality factor.	-	1.026	-	-
r	Temperature diode series resistance.	-	2	-	Ω

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. For the I/O banks with a V<sub>CCO</sub> of 1.8V and separated V<sub>CCO</sub> and V<sub>CCAUX\_IO</sub> power supplies, the I<sub>L</sub> maximum current is 70 μA.
3. This measurement represents the die capacitance at the pad, not including the package.
4. Maximum value specified for worst case process at 25°C.
5. I<sub>BATT</sub> is measured when the battery-backed RAM (BBRAM) is enabled.
6. Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).
7. If VRP resides at a different bank (DCI cascade), the range increases to ±15%.
8. VRP resistor tolerance is (240Ω ±1%)
9. On-die input termination resistance, for more information see the *UltraScale Architecture SelectIO Resources User Guide (UG571)*.

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels for the I/O Banks<sup>(1)(2)(3)</sup>

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	5.8	-5.8
HSTL_I_12	-0.300	$V_{REF} - 0.080$	$V_{REF} + 0.080$	$V_{CCO} + 0.300$	25% $V_{CCO}$	75% $V_{CCO}$	4.1	-4.1
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	6.2	-6.2
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% $V_{CCO}$	80% $V_{CCO}$	0.1	-0.1
LVC MOS12	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVC MOS15	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVC MOS18	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVDCI_15	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	7.0	-7.0
LVDCI_18	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	7.0	-7.0
SSTL12	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.0	-8.0
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	9.0	-9.0
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	10.0	-10.0
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	7.0	-7.0
MIPI_DPHY_DCI_LP <sup>(6)</sup>	-0.300	0.550	0.880	$V_{CCO} + 0.300$	0.050	1.100	0.01	-0.01

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).
3. POD10 and POD12 DC input and output levels are shown in Table 9, Table 13, and Table 14.
4. Supported drive strengths of 2, 4, 6, or 8 mA in the I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in the I/O banks.
6. Low-power option for MIPI\_DPHY\_DCI.

Table 9: DC Input Levels for Single-ended POD10 and POD12 I/O Standards<sup>(1)(2)</sup>

I/O Standard	$V_{IL}$		$V_{IH}$	
	V, Min	V, Max	V, Min	V, Max
POD10	-0.300	$V_{REF} - 0.068$	$V_{REF} + 0.068$	$V_{CCO} + 0.300$
POD12	-0.300	$V_{REF} - 0.068$	$V_{REF} + 0.068$	$V_{CCO} + 0.300$

**Notes:**

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

Table 10: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> (V) <sup>(1)</sup>			V <sub>ID</sub> (V) <sup>(2)</sup>			V <sub>ILHS</sub> <sup>(3)</sup>	V <sub>IHHS</sub> <sup>(3)</sup>	V <sub>OCM</sub> (V) <sup>(4)</sup>			V <sub>OD</sub> (V) <sup>(5)</sup>		
	Min	Typ	Max	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
SUB_LVDS	0.500	0.900	1.300	0.070	–	–	–	–	0.700	0.900	1.100	0.100	0.150	0.200
SLVS_400_18	0.070	0.200	0.330	0.140	–	0.450	–	–	–	–	–	–	–	–
MIPI_DPHY_DCI_HS <sup>(7)</sup>	0.070	–	0.330	0.070	–	–	–0.040	0.460	0.150	0.200	0.250	0.140	0.200	0.270

Notes:

- V<sub>ICM</sub> is the input common mode voltage.
- V<sub>ID</sub> is the input differential voltage (Q – Q̄).
- V<sub>IHHS</sub> and V<sub>ILHS</sub> are the single-ended input high and low voltages, respectively.
- V<sub>OCM</sub> is the output common mode voltage.
- V<sub>OD</sub> is the output differential voltage (Q – Q̄).
- LVDS is specified in Table 15.
- High-speed option for MIPI\_DPHY\_DCI. The V<sub>ID</sub> maximum is aligned with the standard’s specification. A higher V<sub>ID</sub> is acceptable as long as the V<sub>IN</sub> specification is also met.

Table 11: Complementary Differential SelectIO DC Input and Output Levels for the I/O Banks <sup>(1)</sup>

I/O Standard	V <sub>ICM</sub> (V) <sup>(2)</sup>			V <sub>ID</sub> (V) <sup>(3)</sup>		V <sub>OL</sub> (V) <sup>(4)</sup>	V <sub>OH</sub> (V) <sup>(5)</sup>	I <sub>OL</sub>	I <sub>OH</sub>
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.680	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.150	0.100	–	0.400	V <sub>CCO</sub> – 0.400	5.8	–5.8
DIFF_HSTL_I_12	0.400 x V <sub>CCO</sub>	V <sub>CCO</sub> /2	0.600 x V <sub>CCO</sub>	0.100	–	0.250 x V <sub>CCO</sub>	0.750 x V <sub>CCO</sub>	4.1	–4.1
DIFF_HSTL_I_18	(V <sub>CCO</sub> /2) – 0.175	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.175	0.100	–	0.400	V <sub>CCO</sub> – 0.400	6.2	–6.2
DIFF_HSUL_12	(V <sub>CCO</sub> /2) – 0.120	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.120	0.100	–	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	–0.1
DIFF_SSTL12	(V <sub>CCO</sub> /2) – 0.150	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.150	0.100	–	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.0	–8.0
DIFF_SSTL135	(V <sub>CCO</sub> /2) – 0.150	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.150	0.100	–	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	9.0	–9.0
DIFF_SSTL15	(V <sub>CCO</sub> /2) – 0.175	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.175	0.100	–	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	10.0	–10.0
DIFF_SSTL18_I	(V <sub>CCO</sub> /2) – 0.175	V <sub>CCO</sub> /2	(V <sub>CCO</sub> /2) + 0.175	0.100	–	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	7.0	–7.0

Notes:

- DIFF\_POD10 and DIFF\_POD12 HP I/O bank specifications are shown in Table 12, Table 13, and Table 14.
- V<sub>ICM</sub> is the input common mode voltage.
- V<sub>ID</sub> is the input differential voltage.
- V<sub>OL</sub> is the single-ended low-output voltage.
- V<sub>OH</sub> is the single-ended high-output voltage.

Table 12: DC Input Levels for Differential POD10 and POD12 I/O Standards <sup>(1)</sup> <sup>(2)</sup>

I/O Standard	V <sub>ICM</sub> (V)			V <sub>ID</sub> (V)	
	Min	Typ	Max	Min	Max
DIFF_POD10	0.63	0.70	0.77	0.14	–
DIFF_POD12	0.76	0.84	0.92	0.16	–

Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the Vivado® Design Suite as outlined in [Table 16](#).

*Table 16: Speed Specification Version By Device*

2017.1	Device
1.10	XCVU3P, XCVU7P, XCVU9P, XCVU5P, XCVU11P, XCVU13P

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex UltraScale+ FPGAs.

## FPGA Logic Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex UltraScale+ FPGAs. These values are subject to the same guidelines as the [AC Switching Characteristics](#), page 13.

Table 19: LVDS Component Mode Performance

Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages								Units
	0.90V		0.85V				0.72V		
	-3		-2		-1		-2		
	Min	Max	Min	Max	Min	Max	Min	Max	
LVDS TX DDR (OSERDES 4:1, 8:1)	0	1250	0	1250	0	1250	0	1250	Mb/s
LVDS TX SDR (OSERDES 2:1, 4:1)	0	625	0	625	0	625	0	625	Mb/s
LVDS RX DDR (ISERDES 1:4, 1:8) <sup>(1)</sup>	0	1250	0	1250	0	1250	0	1250	Mb/s
LVDS RX SDR (ISERDES 1:2, 1:4) <sup>(1)</sup>	0	625	0	625	0	625	0	625	Mb/s

**Notes:**

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 20: LVDS Native Mode Performance<sup>(1)(2)</sup>

Description	DATA_WIDTH	Speed Grade and V <sub>CCINT</sub> Operating Voltages								Units
		0.90V		0.85V				0.72V		
		-3		-2		-1		-2		
		Min	Max	Min	Max	Min	Max	Min	Max	
LVDS TX DDR (TX_BITSLICE)	4	375	1600	375	1600	375	1260	375	1400	Mb/s
	8	375	1600	375	1600	375	1260	375	1600	Mb/s
LVDS TX SDR (TX_BITSLICE)	4	187.5	800	187.5	800	187.5	630	187.5	700	Mb/s
	8	187.5	800	187.5	800	187.5	630	187.5	800	Mb/s
LVDS RX DDR (RX_BITSLICE) <sup>(3)</sup>	4	375	1600	375	1600	375	1260	375	1400	Mb/s
	8	375	1600	375	1600	375	1260	375	1600	Mb/s
LVDS RX SDR (RX_BITSLICE) <sup>(3)</sup>	4	187.5	800	187.5	800	187.5	630	187.5	700	Mb/s
	8	187.5	800	187.5	800	187.5	630	187.5	800	Mb/s

**Notes:**

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY\_MODE = VCO\_HALF the minimum frequency is PLL\_FVCOMIN/2.
3. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 21: MIPI D-PHY Performance

Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
	0.90V		0.85V		
	-3		-2		
	Min	Max	Min	Max	
MIPI D-PHY transmitter or receiver.	1500	1500	1260	1260	Mb/s

**Table 24: IOB High Performance (HP) Switching Characteristics (Cont'd)**

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>				T <sub>OUTBUF_DELAY_O_PAD</sub>				T <sub>OUTBUF_DELAY_TD_PAD</sub>				Units
	0.90V		0.85V		0.72V		0.90V		0.85V		0.72V		
	-3	-2	-1	-2	-3	-2	-1	-2	-3	-2	-1	-2	
DIFF_POD10_DCI_F	0.411	0.411	0.430	0.411	0.425	0.425	0.444	0.425	0.555	0.555	0.584	0.555	ns
DIFF_POD10_DCI_M	0.411	0.411	0.430	0.411	0.542	0.542	0.571	0.542	0.640	0.640	0.681	0.640	ns
DIFF_POD10_DCI_S	0.411	0.411	0.430	0.411	0.754	0.754	0.815	0.754	0.850	0.850	0.917	0.850	ns
DIFF_POD10_F	0.411	0.411	0.433	0.411	0.438	0.438	0.459	0.438	0.569	0.569	0.601	0.569	ns
DIFF_POD10_M	0.411	0.411	0.433	0.411	0.538	0.538	0.568	0.538	0.630	0.630	0.667	0.630	ns
DIFF_POD10_S	0.411	0.411	0.433	0.411	0.766	0.766	0.821	0.766	0.836	0.836	0.894	0.836	ns
DIFF_POD12_DCI_F	0.407	0.407	0.432	0.407	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
DIFF_POD12_DCI_M	0.407	0.407	0.432	0.407	0.543	0.543	0.572	0.543	0.638	0.638	0.678	0.638	ns
DIFF_POD12_DCI_S	0.407	0.407	0.432	0.407	0.772	0.772	0.822	0.772	0.862	0.862	0.929	0.862	ns
DIFF_POD12_F	0.409	0.409	0.430	0.409	0.455	0.455	0.476	0.455	0.595	0.595	0.626	0.595	ns
DIFF_POD12_M	0.409	0.409	0.430	0.409	0.551	0.551	0.582	0.551	0.641	0.641	0.679	0.641	ns
DIFF_POD12_S	0.409	0.409	0.430	0.409	0.767	0.767	0.817	0.767	0.832	0.832	0.889	0.832	ns
DIFF_SSTL12_DCI_F	0.381	0.381	0.400	0.381	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
DIFF_SSTL12_DCI_M	0.381	0.381	0.400	0.381	0.557	0.557	0.587	0.557	0.654	0.654	0.694	0.654	ns
DIFF_SSTL12_DCI_S	0.381	0.381	0.400	0.381	0.754	0.754	0.803	0.754	0.842	0.842	0.908	0.842	ns
DIFF_SSTL12_F	0.394	0.394	0.402	0.394	0.412	0.412	0.430	0.412	0.538	0.538	0.566	0.538	ns
DIFF_SSTL12_M	0.394	0.394	0.402	0.394	0.553	0.553	0.584	0.553	0.641	0.641	0.676	0.641	ns
DIFF_SSTL12_S	0.394	0.394	0.402	0.394	0.758	0.758	0.808	0.758	0.823	0.823	0.879	0.823	ns
DIFF_SSTL135_DCI_F	0.371	0.371	0.402	0.371	0.411	0.411	0.428	0.411	0.537	0.537	0.565	0.537	ns
DIFF_SSTL135_DCI_M	0.371	0.371	0.402	0.371	0.551	0.551	0.582	0.551	0.645	0.645	0.685	0.645	ns
DIFF_SSTL135_DCI_S	0.371	0.371	0.402	0.371	0.746	0.746	0.799	0.746	0.829	0.829	0.893	0.829	ns
DIFF_SSTL135_F	0.375	0.375	0.402	0.375	0.408	0.408	0.428	0.408	0.528	0.528	0.561	0.528	ns
DIFF_SSTL135_M	0.375	0.375	0.402	0.375	0.555	0.555	0.585	0.555	0.641	0.641	0.679	0.641	ns
DIFF_SSTL135_S	0.375	0.375	0.402	0.375	0.772	0.772	0.823	0.772	0.827	0.827	0.878	0.827	ns
DIFF_SSTL15_DCI_F	0.397	0.397	0.417	0.397	0.412	0.412	0.429	0.412	0.531	0.531	0.563	0.531	ns
DIFF_SSTL15_DCI_M	0.397	0.397	0.417	0.397	0.553	0.553	0.583	0.553	0.645	0.645	0.685	0.645	ns
DIFF_SSTL15_DCI_S	0.397	0.397	0.417	0.397	0.768	0.768	0.822	0.768	0.847	0.847	0.912	0.847	ns
DIFF_SSTL15_F	0.404	0.404	0.417	0.404	0.424	0.424	0.445	0.424	0.551	0.551	0.577	0.551	ns
DIFF_SSTL15_M	0.404	0.404	0.417	0.404	0.554	0.554	0.585	0.554	0.639	0.639	0.677	0.639	ns
DIFF_SSTL15_S	0.404	0.404	0.417	0.404	0.767	0.767	0.817	0.767	0.813	0.813	0.867	0.813	ns
DIFF_SSTL18_I_DCI_F	0.320	0.320	0.336	0.320	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566	ns
DIFF_SSTL18_I_DCI_M	0.320	0.320	0.336	0.320	0.554	0.554	0.585	0.554	0.644	0.644	0.683	0.644	ns
DIFF_SSTL18_I_DCI_S	0.320	0.320	0.336	0.320	0.762	0.762	0.818	0.762	0.837	0.837	0.899	0.837	ns
DIFF_SSTL18_I_F	0.316	0.316	0.336	0.316	0.454	0.454	0.476	0.454	0.578	0.578	0.608	0.578	ns
DIFF_SSTL18_I_M	0.316	0.316	0.336	0.316	0.571	0.571	0.603	0.571	0.652	0.652	0.692	0.652	ns
DIFF_SSTL18_I_S	0.316	0.316	0.336	0.316	0.782	0.782	0.835	0.782	0.816	0.816	0.870	0.816	ns
HSLVDCI_15_F	0.393	0.393	0.415	0.393	0.425	0.425	0.443	0.425	0.548	0.548	0.579	0.548	ns
HSLVDCI_15_M	0.393	0.393	0.415	0.393	0.552	0.552	0.581	0.552	0.644	0.644	0.684	0.644	ns
HSLVDCI_15_S	0.393	0.393	0.415	0.393	0.748	0.748	0.802	0.748	0.827	0.827	0.890	0.827	ns
HSLVDCI_18_F	0.424	0.424	0.447	0.424	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566	ns
HSLVDCI_18_M	0.424	0.424	0.447	0.424	0.567	0.567	0.598	0.567	0.658	0.658	0.699	0.658	ns

**Table 24: IOB High Performance (HP) Switching Characteristics (Cont'd)**

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>				T <sub>OUTBUF_DELAY_O_PAD</sub>				T <sub>OUTBUF_DELAY_TD_PAD</sub>				Units
	0.90V		0.85V		0.72V		0.90V		0.85V		0.72V		
	-3	-2	-1	-2	-3	-2	-1	-2	-3	-2	-1	-2	
HSLVDCI_18_S	0.424	0.424	0.447	0.424	0.761	0.761	0.817	0.761	0.836	0.836	0.900	0.836	ns
HSTL_I_12_F	0.378	0.378	0.399	0.378	0.423	0.423	0.443	0.423	0.553	0.553	0.582	0.553	ns
HSTL_I_12_M	0.378	0.378	0.399	0.378	0.551	0.551	0.582	0.551	0.642	0.642	0.679	0.642	ns
HSTL_I_12_S	0.378	0.378	0.399	0.378	0.750	0.750	0.799	0.750	0.813	0.813	0.868	0.813	ns
HSTL_I_18_F	0.322	0.322	0.339	0.322	0.456	0.456	0.474	0.456	0.576	0.576	0.606	0.576	ns
HSTL_I_18_M	0.322	0.322	0.339	0.322	0.569	0.569	0.602	0.569	0.653	0.653	0.692	0.653	ns
HSTL_I_18_S	0.322	0.322	0.339	0.322	0.781	0.781	0.833	0.781	0.816	0.816	0.871	0.816	ns
HSTL_I_DCI_12_F	0.378	0.378	0.399	0.378	0.406	0.406	0.429	0.406	0.534	0.534	0.564	0.534	ns
HSTL_I_DCI_12_M	0.378	0.378	0.399	0.378	0.556	0.556	0.586	0.556	0.654	0.654	0.694	0.654	ns
HSTL_I_DCI_12_S	0.378	0.378	0.399	0.378	0.754	0.754	0.803	0.754	0.842	0.842	0.907	0.842	ns
HSTL_I_DCI_18_F	0.321	0.321	0.339	0.321	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566	ns
HSTL_I_DCI_18_M	0.321	0.321	0.339	0.321	0.554	0.554	0.585	0.554	0.643	0.643	0.684	0.643	ns
HSTL_I_DCI_18_S	0.321	0.321	0.339	0.321	0.761	0.761	0.817	0.761	0.836	0.836	0.900	0.836	ns
HSTL_I_DCI_F	0.393	0.393	0.415	0.393	0.431	0.431	0.445	0.431	0.555	0.555	0.575	0.555	ns
HSTL_I_DCI_M	0.393	0.393	0.415	0.393	0.552	0.552	0.581	0.552	0.644	0.644	0.684	0.644	ns
HSTL_I_DCI_S	0.393	0.393	0.415	0.393	0.766	0.766	0.821	0.766	0.847	0.847	0.912	0.847	ns
HSTL_I_F	0.378	0.378	0.399	0.378	0.423	0.423	0.443	0.423	0.549	0.549	0.581	0.549	ns
HSTL_I_M	0.378	0.378	0.399	0.378	0.554	0.554	0.585	0.554	0.640	0.640	0.677	0.640	ns
HSTL_I_S	0.378	0.378	0.399	0.378	0.766	0.766	0.816	0.766	0.811	0.811	0.866	0.811	ns
HSUL_12_DCI_F	0.378	0.378	0.399	0.378	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558	ns
HSUL_12_DCI_M	0.378	0.378	0.399	0.378	0.556	0.556	0.586	0.556	0.654	0.654	0.694	0.654	ns
HSUL_12_DCI_S	0.378	0.378	0.399	0.378	0.736	0.736	0.784	0.736	0.821	0.821	0.886	0.821	ns
HSUL_12_F	0.378	0.378	0.399	0.378	0.412	0.412	0.430	0.412	0.538	0.538	0.566	0.538	ns
HSUL_12_M	0.378	0.378	0.399	0.378	0.551	0.551	0.582	0.551	0.642	0.642	0.679	0.642	ns
HSUL_12_S	0.378	0.378	0.399	0.378	0.750	0.750	0.799	0.750	0.813	0.813	0.868	0.813	ns
LVC MOS12_F_2	0.512	0.512	0.555	0.512	0.672	0.672	0.692	0.672	0.898	0.898	0.922	0.898	ns
LVC MOS12_F_4	0.512	0.512	0.555	0.512	0.504	0.504	0.521	0.504	0.664	0.664	0.693	0.664	ns
LVC MOS12_F_6	0.512	0.512	0.555	0.512	0.485	0.485	0.507	0.485	0.634	0.634	0.669	0.634	ns
LVC MOS12_F_8	0.512	0.512	0.555	0.512	0.465	0.465	0.489	0.465	0.611	0.611	0.666	0.611	ns
LVC MOS12_M_2	0.512	0.512	0.555	0.512	0.708	0.708	0.727	0.708	0.916	0.916	0.945	0.916	ns
LVC MOS12_M_4	0.512	0.512	0.555	0.512	0.550	0.550	0.573	0.550	0.664	0.664	0.690	0.664	ns
LVC MOS12_M_6	0.512	0.512	0.555	0.512	0.527	0.527	0.554	0.527	0.622	0.622	0.652	0.622	ns
LVC MOS12_M_8	0.512	0.512	0.555	0.512	0.540	0.540	0.571	0.540	0.614	0.614	0.649	0.614	ns
LVC MOS12_S_2	0.512	0.512	0.555	0.512	0.767	0.767	0.803	0.767	0.990	0.990	1.024	0.990	ns
LVC MOS12_S_4	0.512	0.512	0.555	0.512	0.666	0.666	0.704	0.666	0.803	0.803	0.848	0.803	ns
LVC MOS12_S_6	0.512	0.512	0.555	0.512	0.657	0.657	0.695	0.657	0.732	0.732	0.774	0.732	ns
LVC MOS12_S_8	0.512	0.512	0.555	0.512	0.708	0.708	0.761	0.708	0.745	0.745	0.790	0.745	ns
LVC MOS15_F_12	0.414	0.414	0.445	0.414	0.500	0.500	0.522	0.500	0.647	0.647	0.682	0.647	ns
LVC MOS15_F_2	0.414	0.414	0.445	0.414	0.702	0.702	0.722	0.702	0.919	0.919	0.940	0.919	ns
LVC MOS15_F_4	0.414	0.414	0.445	0.414	0.579	0.579	0.601	0.579	0.755	0.755	0.781	0.755	ns
LVC MOS15_F_6	0.414	0.414	0.445	0.414	0.547	0.547	0.569	0.547	0.711	0.711	0.742	0.711	ns

## Input/Output Delay Switching Characteristics

Table 30: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2	-1	-2	
F <sub>REFCLK</sub>	REFCLK frequency for IDELAYCTRL (component mode).	300 to 800				MHz
	REFCLK frequency for BITSlice_CONTROL (native mode). <sup>(1)</sup>	300 to 2666.67	300 to 2666.67	300 to 2400	300 to 2400	MHz
T <sub>MINPER_CLK</sub>	Minimum period for IODELAY clock.	3.195	3.195	3.195	3.195	ns
T <sub>MINPER_RST</sub>	Minimum reset pulse width.	52.00				ns
T <sub>IDELAY_RESOLUTION</sub> / T <sub>ODELAY_RESOLUTION</sub>	IDELAY/ODELAY chain resolution.	2.1 to 12				ps

**Notes:**

1. PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY\_MODE = VCO\_HALF, the minimum frequency is PLL\_FVCOMIN/2.

## DSP48 Slice Switching Characteristics

Table 31: DSP48 Slice Switching Characteristics

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2	-1	-2	
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	With all registers used.	891	775	645	644	MHz
F <sub>MAX_PATDET</sub>	With pattern detector.	794	687	571	562	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG.	635	544	456	440	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect.	577	492	410	395	MHz
F <sub>MAX_PREADD_NOADREG</sub>	Without ADREG.	655	565	468	453	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG).	483	410	338	323	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect.	448	379	314	299	MHz

## Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in [Table 35](#) through [Table 37](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

**Table 35: Global Clock Input to Output Delay Without MMCM (Near Clock Region)**

Symbol	Description	Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
			0.90V	0.85V		0.72V	
			-3	-2	-1	-2	
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM.</b>							
T <sub>ICKOF</sub>	Global clock input and output flip-flop <i>without</i> MMCM (near clock region).	XCVU3P	4.08	4.77	5.09	5.28	ns
		XCVU5P	4.08	4.77	5.09	5.28	ns
		XCVU7P	4.08	4.77	5.09	5.28	ns
		XCVU9P	4.08	4.77	5.09	5.28	ns
		XCVU11P	3.93	4.59	4.90	5.07	ns
		XCVU13P	3.93	4.59	4.90	5.07	ns

**Notes:**

- This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.

**Table 36: Global Clock Input to Output Delay Without MMCM (Far Clock Region)**

Symbol	Description	Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
			0.90V	0.85V		0.72V	
			-3	-2	-1	-2	
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM.</b>							
T <sub>ICKOF_FAR</sub>	Global clock input and output flip-flop <i>without</i> MMCM (far clock region).	XCVU3P	4.53	5.33	5.69	5.92	ns
		XCVU5P	4.53	5.33	5.69	5.92	ns
		XCVU7P	4.53	5.33	5.69	5.92	ns
		XCVU9P	4.53	5.33	5.69	5.92	ns
		XCVU11P	4.10	4.79	5.11	5.28	ns
		XCVU13P	4.10	4.79	5.11	5.28	ns

**Notes:**

- This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.

## Device Pin-to-Pin Input Parameter Guidelines

The pin-to-pin numbers in Table 38 are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 38: Global Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units	
			0.90V	0.85V		0.72V		
			-3	-2	-1	-2		
<b>Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard. (1)(2)(3)</b>								
T <sub>PSMMCMCC_VU3P</sub>	Global clock input and input flip-flop (or latch) with MMCM.	Setup	XCVU3P	1.86	1.86	1.99	2.32	ns
T <sub>PHMMCMCC_VU3P</sub>		Hold	XCVU3P	-0.13	-0.13	-0.13	0.14	ns
T <sub>PSMMCMCC_VU5P</sub>		Setup	XCVU5P	1.86	1.86	1.99	2.32	ns
T <sub>PHMMCMCC_VU5P</sub>		Hold	XCVU5P	-0.13	-0.13	-0.13	0.14	ns
T <sub>PSMMCMCC_VU7P</sub>		Setup	XCVU7P	1.86	1.86	1.99	2.32	ns
T <sub>PHMMCMCC_VU7P</sub>		Hold	XCVU7P	-0.13	-0.13	-0.13	0.14	ns
T <sub>PSMMCMCC_VU9P</sub>		Setup	XCVU9P	1.86	1.86	1.99	2.32	ns
T <sub>PHMMCMCC_VU9P</sub>		Hold	XCVU9P	-0.13	-0.13	-0.13	0.14	ns
T <sub>PSMMCMCC_VU11P</sub>		Setup	XCVU11P	1.92	1.92	2.05	2.36	ns
T <sub>PHMMCMCC_VU11P</sub>		Hold	XCVU11P	-0.13	-0.13	-0.13	0.16	ns
T <sub>PSMMCMCC_VU13P</sub>		Setup	XCVU13P	1.92	1.92	2.05	2.36	ns
T <sub>PHMMCMCC_VU13P</sub>		Hold	XCVU13P	-0.13	-0.13	-0.13	0.16	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 39: Sampling Window

Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
	0.90V	0.85V		0.72V	
	-3	-2	-1	-2	
T <sub>SAMP_BUFG</sub> <sup>(1)</sup>	510	610	610	610	ps
T <sub>SAMP_NATIVE_DPA</sub>	100	100	125	125	ps
T <sub>SAMP_NATIVE_BISC</sub>	60	60	85	85	ps

**Notes:**

1. This parameter indicates the total sampling error of the Virtex UltraScale+ FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew.

## Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 40: Package Skew

Symbol	Description	Device	Package	Value	Units
PKGSKEW	Package Skew	XCVU3P	FFVC1517	197	ps
		XCVU5P	FLVA2104	175	ps
			FLVB2104	225	ps
			FLVC2104	216	ps
		XCVU7P	FLVA2104	175	ps
			FLVB2104	225	ps
			FLVC2104	216	ps
		XCVU9P	FLGA2104	217	ps
			FLGB2104	275	ps
			FLGC2104	299	ps
			FSGD2104	229	ps
			FLGA2577	149	ps
		XCVU11P	FLGF1924	180	ps
			FLGB2104	216	ps
			FLGC2104		ps
			FSGD2104		ps
			FLGA2577	154	ps
		XCVU13P	FHGA2104		ps
			FHGB2104	259	ps
			FHGC2104	182	ps
FIGD2104			ps		
FLGA2577	140		ps		

### Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

Table 45: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Speed Grades	Units
F <sub>GTYDRPCLK</sub>	GTYDRPCLK maximum frequency.	250	MHz

Table 46: GTY Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F <sub>GCLK</sub>	Reference clock frequency range.		60	–	820	MHz
T <sub>RCLK</sub>	Reference clock rise time.	20% – 80%	–	200	–	ps
T <sub>FCLK</sub>	Reference clock fall time.	80% – 20%	–	200	–	ps
T <sub>DCREF</sub>	Reference clock duty cycle.	Transceiver PLL only	40	50	60	%

Table 47: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask<sup>(1)</sup>

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
QPLL <sub>REFCLKMASK</sub>	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	–	–	–112	dBc/Hz
		100 kHz	–	–	–128	
		1 MHz	–	–	–145	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	–	–	–103	dBc/Hz
		100 kHz	–	–	–123	
		1 MHz	–	–	–143	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	–	–	–98	dBc/Hz
		100 kHz	–	–	–117	
		1 MHz	–	–	–140	
CPLL <sub>REFCLKMASK</sub>	CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	–	–	–112	dBc/Hz
		100 kHz	–	–	–128	
		1 MHz	–	–	–145	
		50 MHz	–	–	–145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	–	–	–103	dBc/Hz
		100 kHz	–	–	–123	
		1 MHz	–	–	–143	
		50 MHz	–	–	–145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	–	–	–98	dBc/Hz
		100 kHz	–	–	–117	
		1 MHz	–	–	–140	
		50 MHz	–	–	–144	

Notes:

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.

Table 50: GTY Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$F_{\text{GTYTX}}$	Serial data rate range		0.500	–	$F_{\text{GTYMAX}}$	Gb/s
$T_{\text{RTX}}$	TX rise time	20%–80%	–	21	–	ps
$T_{\text{FTX}}$	TX fall time	80%–20%	–	21	–	ps
$T_{\text{LLSKEW}}$	TX lane-to-lane skew <sup>(1)</sup>		–	–	500.00	ps
$T_{\text{J}32.75}$	Total jitter <sup>(2)(4)</sup>	32.75 Gb/s	–	–	0.35	UI
$D_{\text{J}32.75}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.19	UI
$T_{\text{J}28.21}$	Total jitter <sup>(2)(4)</sup>	28.21 Gb/s	–	–	0.28	UI
$D_{\text{J}28.21}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}16.375}$	Total jitter <sup>(2)(4)</sup>	16.375 Gb/s	–	–	0.28	UI
$D_{\text{J}16.375}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}15.0}$	Total jitter <sup>(2)(4)</sup>	15.0 Gb/s	–	–	0.28	UI
$D_{\text{J}15.0}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}14.1}$	Total jitter <sup>(2)(4)</sup>	14.1 Gb/s	–	–	0.28	UI
$D_{\text{J}14.1}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}14.1}$	Total jitter <sup>(2)(4)</sup>	14.025 Gb/s	–	–	0.28	UI
$D_{\text{J}14.1}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}13.1}$	Total jitter <sup>(2)(4)</sup>	13.1 Gb/s	–	–	0.28	UI
$D_{\text{J}13.1}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}12.5\_QPLL}$	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
$D_{\text{J}12.5\_QPLL}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}12.5\_CPLL}$	Total jitter <sup>(3)(4)</sup>	12.5 Gb/s	–	–	0.33	UI
$D_{\text{J}12.5\_CPLL}$	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
$T_{\text{J}11.3}$	Total jitter <sup>(2)(4)</sup>	11.3 Gb/s	–	–	0.28	UI
$D_{\text{J}11.3}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}10.3125\_QPLL}$	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
$D_{\text{J}10.3125\_QPLL}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}10.3125\_CPLL}$	Total jitter <sup>(3)(4)</sup>	10.3125 Gb/s	–	–	0.33	UI
$D_{\text{J}10.3125\_CPLL}$	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
$T_{\text{J}9.953\_QPLL}$	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
$D_{\text{J}9.953\_QPLL}$	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
$T_{\text{J}9.953\_CPLL}$	Total jitter <sup>(3)(4)</sup>	9.953 Gb/s	–	–	0.33	UI
$D_{\text{J}9.953\_CPLL}$	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
$T_{\text{J}8.0}$	Total jitter <sup>(3)(4)</sup>	8.0 Gb/s	–	–	0.32	UI
$D_{\text{J}8.0}$	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
$T_{\text{J}6.6}$	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	–	–	0.30	UI
$D_{\text{J}6.6}$	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
$T_{\text{J}5.0}$	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	–	–	0.30	UI
$D_{\text{J}5.0}$	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
$T_{\text{J}4.25}$	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	–	–	0.30	UI
$D_{\text{J}4.25}$	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI

## GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 52](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 52: GTY Transceiver Protocol List

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-4	IEEE 802.3-2012	25.78125	Compliant
28 Gb/s backplane	CEI-25G-LR	25–28.05	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR	4.25–25.78125	Compliant
100GBASE-KR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
100GBASE-CR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
50GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
50GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
25GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
25GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
OTU4 (OTL4.4) CFP2	OIF-CEI-28G-VSR	27.952493-32.75	Compliant
OTU4 (OTL4.4) CFP	OIF-CEI-11G-MR	11.18–13.1	Compliant
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR <sup>(2)</sup>	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328–11.10	Compliant
XFP	INF-8077i, revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
5.0G Ethernet	IEEE 802.3bx (PAR)	5	Compliant
2.5G Ethernet	IEEE 802.3bx (PAR)	2.5	Compliant
HiGig, HiGig+, HiGig2	IEEE 802.3-2012	3.74, 6.6	Compliant
QSGMII	QSGMII v1.2 (Cisco System, ENG-46158)	5	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555–9.956	Compliant
PCIe Gen1, 2, 3	PCI Express base 3.0	2.5, 5.0, and 8.0	Compliant
SDI <sup>(3)</sup>	SMPTE 424M-2006	0.27–2.97	Compliant
UHD-SDI <sup>(3)</sup>	SMPTE ST-2081 6G, SMPTE ST-2082 12G	6 and 12	Compliant
Hybrid memory cube (HMC)	HMC-15G-SR	10, 12.5, and 15.0	Compliant
MoSys bandwidth engine	CEI-11-SR and CEI-11-SR (overclocked)	10.3125, 15.5	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144–12.165	Compliant
Passive optical network (PON)	10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant

**Table 54: Maximum Performance for Interlaken 6 x 25.78125 Gb/s and 6 x 28.21 Gb/s Protocol and Lane Logic Mode Designs**

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages										Units		
		0.90V		0.85V			0.72V							
		-3 <sup>(1)</sup>		-2 <sup>(1)</sup>		-1		-2		-1				
F <sub>RX_SERDES_CLK</sub>	Receive serializer/deserializer clock	440.79		440.79			N/A		402.84		N/A			MHz
F <sub>TX_SERDES_CLK</sub>	Transmit serializer/deserializer clock	440.79		440.79			N/A		402.84		N/A			MHz
F <sub>DRP_CLK</sub>	Dynamic reconfiguration port clock	250.00		250.00			N/A		250.00		N/A			MHz
		Min <sup>(2)</sup>	Max	Min <sup>(2)</sup>	Max	Min	Max	Min <sup>(2)</sup>	Max	Min	Max			
F <sub>CORE_CLK</sub>	Interlaken core clock	412.50 <sup>(3)</sup>	479.20	412.50 <sup>(3)</sup>	479.20	N/A		412.50	429.69	N/A		MHz		
F <sub>LBUS_CLK</sub>	Interlaken local bus clock	300.00 <sup>(4)</sup>	349.52	300.00 <sup>(4)</sup>	349.52	N/A		300.00	349.52	N/A		MHz		

**Notes:**

1. 6 x 28.21 mode is only supported in the -2 (V<sub>CCINT</sub>=0.85V) and -3 (V<sub>CCINT</sub>=0.90V) speed grades.
2. These are the minimum clock frequencies at the maximum lane performance.
3. The minimum value for CORE\_CLK is 451.36 MHz for the 6 x 28.21 Gb/s protocol.
4. The minimum value for LBUS\_CLK is 330.00 MHz for the 6 x 28.21 Gb/s protocol.

**Table 55: Maximum Performance for Interlaken 12 x 25.78125 Gb/s Lane Logic Only Mode Designs**

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages						Units				
		0.90V		0.85V		0.72V						
		-3		-2		-1						
F <sub>RX_SERDES_CLK</sub>	Receive serializer/deserializer clock	402.84		402.84		N/A		N/A		N/A		MHz
F <sub>TX_SERDES_CLK</sub>	Transmit serializer/deserializer clock	402.84		402.84		N/A		N/A		N/A		MHz
F <sub>DRP_CLK</sub>	Dynamic reconfiguration port clock	250.00		250.00		N/A		N/A		N/A		MHz
F <sub>CORE_CLK</sub>	Interlaken core clock	412.50		412.50		N/A		N/A		N/A		MHz
F <sub>LBUS_CLK</sub>	Interlaken local bus clock	349.52		349.52		N/A		N/A		N/A		MHz

## Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Overview (DS890)* lists how many blocks are in each Virtex UltraScale+ FPGA.

Table 56: Maximum Performance for 100G Ethernet Designs

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2 <sup>(1)</sup>	-1	-2	
F <sub>TX_CLK</sub>	Transmit clock	390.625	390.625	322.223	322.223	MHz
F <sub>RX_CLK</sub>	Receive clock	390.625	390.625	322.223	322.223	MHz
F <sub>RX_SERDES_CLK</sub>	Receive serializer/deserializer clock	390.625	390.625	322.223	322.223	MHz
F <sub>DRP_CLK</sub>	Dynamic reconfiguration port clock	250.00	250.00	250.00	250.00	MHz

**Notes:**

1. The maximum clock frequency of 390.625 MHz only applies to the CAUI-10 interface. The maximum clock frequency for the CAUI-4 interface is 322.223 MHz.

## Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Overview (DS890)* lists how many blocks are in each Virtex UltraScale+ FPGA.

Table 57: Maximum Performance for PCI Express Designs<sup>(1)(2)</sup>

Symbol	Description	Speed Grade and V <sub>CCINT</sub> Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2	-1	-2	
F <sub>PIPECLK</sub>	Pipe clock maximum frequency.	250.00	250.00	250.00	250.00	MHz
F <sub>CORECLK</sub>	Core clock maximum frequency.	500.00	500.00	500.00	250.00	MHz
F <sub>DRPCLK</sub>	DRP clock maximum frequency.	250.00	250.00	250.00	250.00	MHz
F <sub>MCAPCLK</sub>	MCAP clock maximum frequency.	125.00	125.00	125.00	125.00	MHz

**Notes:**

1. PCI Express Gen4 operation is supported for x1, x2, x4, and x8 widths.
2. PCI Express Gen4 operation is supported in -3E, -2E, and -2I speed grades.

# System Monitor Specifications

Table 58: System Monitor Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 3\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 5.2\text{ MHz}$ , $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$ , typical values at $T_j = 40^\circ\text{C}$						
<b>ADC Accuracy<sup>(1)</sup></b>						
Resolution			10	–	–	Bits
Integral nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 1.5$	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs
Offset error		Offset calibration enabled	–	–	$\pm 2$	LSBs
Gain error			–	–	$\pm 0.4$	%
Sample rate			–	–	0.2	MS/s
RMS code noise		External 1.25V reference	–	–	1	LSBs
		On-chip reference	–	1	–	LSBs
<b>ADC Accuracy at Extended Temperatures</b>						
Resolution		$T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$	10	–	–	Bits
Integral nonlinearity	INL	$T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$	–	–	$\pm 1.5$	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic $T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$	–	–	$\pm 1$	
<b>Analog Inputs<sup>(2)</sup></b>						
ADC input ranges		Unipolar operation	0	–	1	V
		Bipolar operation	–0.5	–	+0.5	V
		Unipolar common mode range (FS input)	0	–	+0.5	V
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V
Maximum external channel input ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	–0.1	–	$V_{CCADC}$	V
<b>On-Chip Sensor Accuracy</b>						
Temperature sensor error <sup>(1)(3)</sup>		$T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$ (with external REF)	–	–	$\pm 3$	$^\circ\text{C}$
		$T_j = -55^\circ\text{C}$ to $110^\circ\text{C}$ (with internal REF)	–	–	$\pm 3.5$	$^\circ\text{C}$
		$T_j = 110^\circ\text{C}$ to $125^\circ\text{C}$ (with internal REF)	–	–	$\pm 5$	$^\circ\text{C}$

Table 58: System Monitor Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
Supply sensor error <sup>(4)</sup>		Supply voltages 0.72V to 1.2V, $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$ (with external REF)	–	–	$\pm 0.5$	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$ (with external REF)	–	–	$\pm 1.0$	%
		All other supply voltages, $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$ (with external REF)	–	–	$\pm 1.0$	%
		All other supply voltages, $T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$ (with external REF)	–	–	$\pm 2.0$	%
		Supply voltages 0.72V to 1.2V, $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$ (with internal REF)	–	–	$\pm 1.0$	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$ (with internal REF)	–	–	$\pm 2.0$	%
		All other supply voltages, $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$ (with internal REF)	–	–	$\pm 1.5$	%
		All other supply voltages, $T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$ (with internal REF)	–	–	$\pm 2.5$	%
<b>Conversion Rate<sup>(5)</sup></b>						
Conversion time—continuous	$t_{\text{CONV}}$	Number of ADCCLK cycles	26	–	32	Cycles
Conversion time—event	$t_{\text{CONV}}$	Number of ADCCLK cycles	–	–	21	Cycles
DRP clock frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC clock frequency	ADCCLK	Derived from DCLK	1	–	5.2	MHz
DCLK duty cycle			40	–	60	%
<b>SYSMON Reference<sup>(6)</sup></b>						
External reference	$V_{\text{REFP}}$	Externally supplied reference voltage	1.20	1.25	1.30	V
On-chip reference		Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$	1.2375	1.25	1.2625	V
		Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -55^\circ\text{C}$ to $125^\circ\text{C}$	1.225	1.25	1.275	V

**Notes:**

1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
2. See the *Analog Input* section in the *UltraScale Architecture System Monitor User Guide* (UG580).
3. When reading temperature values directly from the PMBus interface, the SYSMON has a  $+4^\circ\text{C}$  offset due to the transfer function used by the PMBus application. For example, the external REF temperature sensor error's range of  $\pm 3^\circ\text{C}$  becomes  $+1^\circ\text{C}$  to  $+7^\circ\text{C}$  when the temperature is read through the PMBus interface.
4. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.
5. See the *Adjusting the Acquisition Settling Time* section in the *UltraScale Architecture System Monitor User Guide* (UG580).
6. Any variation in the reference voltage from the nominal  $V_{\text{REFP}} = 1.25\text{V}$  and  $V_{\text{REFN}} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted.

## SYSMON I2C/PMBus Interfaces

Table 59: SYSMON I2C Fast Mode Interface Switching Characteristics<sup>(1)</sup>

Symbol	Description	Min	Max	Units
$T_{SMFCKL}$	SCL Low time	1.3	–	$\mu$ s
$T_{SMFCKH}$	SCL High time	0.6	–	$\mu$ s
$T_{SMFCKO}$	SDAO clock-to-out delay	–	900	ns
$T_{SMFDCK}$	SDAI setup time	100	–	ns
$F_{SMFCLK}$	SCL clock frequency	–	400	kHz

**Notes:**

1. The test conditions are configured to the LVCMOS 1.8V I/O standard.

Table 60: SYSMON I2C Standard Mode Interface Switching Characteristics<sup>(1)</sup>

Symbol	Description	Min	Max	Units
$T_{SMSCKL}$	SCL Low time	4.7	–	$\mu$ s
$T_{SMSCKH}$	SCL High time	4.0	–	$\mu$ s
$T_{SMSCKO}$	SDAO clock-to-out delay	–	3450	ns
$T_{SMSDCK}$	SDAI setup time	250	–	ns
$F_{SMSCLK}$	SCL clock frequency	–	100	kHz

**Notes:**

1. The test conditions are configured to the LVCMOS 1.8V I/O standard.