



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	216000
Number of Logic Elements/Cells	3780000
Total RAM Bits	514867200
Number of I/O	832
Number of Gates	-
Voltage - Supply	0.873V ~ 0.927V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	2104-BBGA, FCBGA
Supplier Device Package	2104-FCBGA (52.5x52.5)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcvu13p-3fhga2104e

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

Symbol	Description	Min	Typ	Max	Units
SYSMON					
V _{CCADC}	SYSMON supply relative to GNDADC.	1.746	1.800	1.854	V
V _{REFP}	SYSMON externally supplied reference voltage relative to GNDADC.	1.200	1.250	1.300	V
Temperature					
T _j ⁽¹¹⁾	Junction temperature operating range for extended (E) temperature devices. ⁽¹²⁾	0	–	100	°C
	Junction temperature operating range for industrial (I) temperature devices.	–40	–	100	°C
	Junction temperature operating range for eFUSE programming. ⁽¹³⁾	–40	–	125	°C

Notes:

1. All voltages are relative to GND.
2. For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
3. V_{CCINT_IO} must be connected to V_{CCBRAM}.
4. For V_{CCO_0}, the minimum recommended operating voltage for power on and during configuration is 1.425V. After configuration, data is retained even if V_{CCO} drops to 0V.
5. Includes V_{CCO} of 1.0V, 1.2V, 1.35V, 1.5V, and 1.8V.
6. V_{CCAUX_IO} must be connected to V_{CCAUX}.
7. The lower absolute voltage specification always applies.
8. A total of 200 mA per bank should not be exceeded.
9. If battery is not used, connect V_{BATT} to either GND or V_{CCAUX}.
10. Each voltage listed requires filtering as described in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
11. Xilinx recommends measuring the T_j of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 58](#)) must be accounted for in your design. For example, by using an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T_j (100°C – 3°C = 97°C).
12. Devices labeled with the speed/temperature grade of -2LE can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T_j = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.
13. Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).

Power Supply Requirements

Table 6 shows the minimum current, in addition to I_{CCQ} maximum, required by each Virtex UltraScale+ FPGA for proper power-on and configuration. If the current minimums shown in **Table 6** are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after V_{CCINT} is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 6: Power-on Current by Device⁽¹⁾

Device	$I_{CCINTMIN}$	$I_{CCINT_IOMIN} + I_{CCBRAMMIN}$	I_{CCOMIN}	$I_{CCAUXMIN} + I_{CCAUX_IOMIN}$	Units
XCVU3P	$I_{CCINTQ} + 2000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 950$	$I_{CCOQ} + 50$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 350$	mA
XCVU5P	$I_{CCINTQ} + 4000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 1900$	$I_{CCOQ} + 100$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 700$	mA
XCVU7P	$I_{CCINTQ} + 4000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 1900$	$I_{CCOQ} + 100$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 700$	mA
XCVU9P	$I_{CCINTQ} + 6000$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 2850$	$I_{CCOQ} + 150$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 1050$	mA
XCVU11P	$I_{CCINTQ} + 6549$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 3111$	$I_{CCOQ} + 164$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 1146$	mA
XCVU13P	$I_{CCINTQ} + 8731$	$I_{CCBRAMQ} + I_{CCINT_IOQ} + 4148$	$I_{CCOQ} + 219$	$I_{CCAUXQ} + I_{CCAUX_IOQ} + 1528$	mA

Notes:

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power) to estimate power-on current for all supplies.

Table 7 shows the power supply ramp time.

Table 7: Power Supply Ramp Time

Symbol	Description	Min	Max	Units
T_{VCCINT}	Ramp time from GND to 95% of V_{CCINT} .	0.2	40	ms
T_{VCCINT_IO}	Ramp time from GND to 95% of V_{CCINT_IO} .	0.2	40	ms
T_{VCCO}	Ramp time from GND to 95% of V_{CCO} .	0.2	40	ms
T_{VCCAUX}	Ramp time from GND to 95% of V_{CCAUX} .	0.2	40	ms
$T_{VCCBRAM}$	Ramp time from GND to 95% of V_{CCBRAM} .	0.2	40	ms
$T_{MGTAVCC}$	Ramp time from GND to 95% of $V_{MGTAVCC}$.	0.2	40	ms
$T_{MGTAVTT}$	Ramp time from GND to 95% of $V_{MGTAVTT}$.	0.2	40	ms
$T_{MGTVCVCAUX}$	Ramp time from GND to 95% of $V_{MGTVCVCAUX}$.	0.2	40	ms

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 16](#) correlates the current status of the Virtex UltraScale+ FPGA on a per speed grade basis.

Table 17: Speed Grade Designations by Device

Device	Speed Grade, Temperature Ranges, and V_{CCINT} Operating Voltages		
	Advance	Preliminary	Production
XCVU3P	-3E ($V_{CCINT} = 0.90V$) -2LE ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		-2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$) -1I ($V_{CCINT} = 0.85V$)
XCVU5P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU7P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU9P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU11P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		
XCVU13P	-3E ($V_{CCINT} = 0.90V$) -2I ($V_{CCINT} = 0.85V$), -2LE ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -2LE ($V_{CCINT} = 0.72V$) ⁽¹⁾		

Notes:

1. The lowest power -2L devices, where $V_{CCINT} = 0.72V$, are listed in the Vivado Design Suite as -2LV.

FPGA Logic Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex UltraScale+ FPGAs. These values are subject to the same guidelines as the [AC Switching Characteristics, page 13](#).

Table 19: LVDS Component Mode Performance

Description	Speed Grade and V _{CCINT} Operating Voltages								Units	
	0.90V		0.85V				0.72V			
	-3		-2		-1		-2			
	Min	Max	Min	Max	Min	Max	Min	Max		
LVDS TX DDR (OSERDES 4:1, 8:1)	0	1250	0	1250	0	1250	0	1250	Mb/s	
LVDS TX SDR (OSERDES 2:1, 4:1)	0	625	0	625	0	625	0	625	Mb/s	
LVDS RX DDR (ISERDES 1:4, 1:8) ⁽¹⁾	0	1250	0	1250	0	1250	0	1250	Mb/s	
LVDS RX SDR (ISERDES 1:2, 1:4) ⁽¹⁾	0	625	0	625	0	625	0	625	Mb/s	

Notes:

1. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 20: LVDS Native Mode Performance⁽¹⁾⁽²⁾

Description	DATA_WIDTH	Speed Grade and V _{CCINT} Operating Voltages								Units	
		0.90V		0.85V				0.72V			
		-3		-2		-1		-2			
		Min	Max	Min	Max	Min	Max	Min	Max		
LVDS TX DDR (TX_BITSLICE)	4	375	1600	375	1600	375	1260	375	1400	Mb/s	
	8	375	1600	375	1600	375	1260	375	1600	Mb/s	
LVDS TX SDR (TX_BITSLICE)	4	187.5	800	187.5	800	187.5	630	187.5	700	Mb/s	
	8	187.5	800	187.5	800	187.5	630	187.5	800	Mb/s	
LVDS RX DDR (RX_BITSLICE) ⁽³⁾	4	375	1600	375	1600	375	1260	375	1400	Mb/s	
	8	375	1600	375	1600	375	1260	375	1600	Mb/s	
LVDS RX SDR (RX_BITSLICE) ⁽³⁾	4	187.5	800	187.5	800	187.5	630	187.5	700	Mb/s	
	8	187.5	800	187.5	800	187.5	630	187.5	800	Mb/s	

Notes:

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY_MODE = VCO_HALF the minimum frequency is PLL_FVCOMIN/2.
3. LVDS receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.

Table 21: MIPI D-PHY Performance

Description	Speed Grade and V _{CCINT} Operating Voltages				Units	
	0.90V		0.85V			
	-3	-2	-1	-2		
MIPI D-PHY transmitter or receiver.	1500	1500	1260	1260	Mb/s	

Table 22: LVDS Native-Mode 1000BASE-X Support⁽¹⁾

Description	Speed Grade and V _{CCINT} Operating Voltages			
	0.90V	0.85V		0.72V
	-3	-2	-1	-2
1000BASE-X	Yes			

Notes:

1. 1000BASE-X support is based on the *IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications* (IEEE Std 802.3-2008).

Table 23 provides the maximum data rates for applicable memory standards using the Virtex UltraScale+ FPGA memory PHY. Refer to [Memory Interfaces](#) for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the *UltraScale Architecture PCB Design Guide* ([UG583](#)), electrical analysis, and characterization of the system.

Table 23: Maximum Physical Interface (PHY) Rate for Memory Interfaces

Memory Standard	DRAM Type	Speed Grade and V _{CCINT} Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2	-1	-2	
DDR4	Single rank component	2666	2666	2400	2400	Mb/s
	1 rank DIMM ⁽¹⁾⁽²⁾	2400	2400	2133	2133	Mb/s
	2 rank DIMM ⁽¹⁾⁽³⁾	2133	2133	1866	1866	Mb/s
	4 rank DIMM ⁽¹⁾⁽⁴⁾	1600	1600	1333	1333	Mb/s
DDR3	Single rank component	2133	2133	2133	2133	Mb/s
	1 rank DIMM ⁽¹⁾⁽²⁾	1866	1866	1866	1866	Mb/s
	2 rank DIMM ⁽¹⁾⁽³⁾	1600	1600	1600	1600	Mb/s
	4 rank DIMM ⁽¹⁾⁽⁴⁾	1066	1066	1066	1066	Mb/s
DDR3L	Single rank component	1866	1866	1866	1866	Mb/s
	1 rank DIMM ⁽¹⁾⁽²⁾	1600	1600	1600	1600	Mb/s
	2 rank DIMM ⁽¹⁾⁽³⁾	1333	1333	1333	1333	Mb/s
	4 rank DIMM ⁽¹⁾⁽⁴⁾	800	800	800	800	Mb/s
QDR II+	Single rank component ⁽⁵⁾	633	633	600	600	MHz
RLDRAM 3	Single rank component	1200	1200	1066	1066	MHz
QDR IV XP	Single rank component	1066	1066	1066	933	MHz
LPDDR3	Single rank component	1600	1600	1600	1600	Mb/s

Notes:

1. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.
2. Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.
3. Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.
4. Includes: 2 rank 2 slot, 4 rank 1 slot.
5. The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.

Table 24: I/O High Performance (HP) Switching Characteristics (Cont'd)


I/O Standards	T _{INBUF_DELAY_PAD_I}			T _{OUTBUF_DELAY_O_PAD}			T _{OUTBUF_DELAY_TD_PAD}			Units		
	0.90V		0.85V		0.72V		0.90V		0.85V			
	-3	-2	-1	-2	-3	-2	-1	-2	-3	-2	-1	-2
DIFF_POD10_DCI_F	0.411	0.411	0.430	0.411	0.425	0.425	0.444	0.425	0.555	0.555	0.584	0.555 ns
DIFF_POD10_DCI_M	0.411	0.411	0.430	0.411	0.542	0.542	0.571	0.542	0.640	0.640	0.681	0.640 ns
DIFF_POD10_DCI_S	0.411	0.411	0.430	0.411	0.754	0.754	0.815	0.754	0.850	0.850	0.917	0.850 ns
DIFF_POD10_F	0.411	0.411	0.433	0.411	0.438	0.438	0.459	0.438	0.569	0.569	0.601	0.569 ns
DIFF_POD10_M	0.411	0.411	0.433	0.411	0.538	0.538	0.568	0.538	0.630	0.630	0.667	0.630 ns
DIFF_POD10_S	0.411	0.411	0.433	0.411	0.766	0.766	0.821	0.766	0.836	0.836	0.894	0.836 ns
DIFF_POD12_DCI_F	0.407	0.407	0.432	0.407	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558 ns
DIFF_POD12_DCI_M	0.407	0.407	0.432	0.407	0.543	0.543	0.572	0.543	0.638	0.638	0.678	0.638 ns
DIFF_POD12_DCI_S	0.407	0.407	0.432	0.407	0.772	0.772	0.822	0.772	0.862	0.862	0.929	0.862 ns
DIFF_POD12_F	0.409	0.409	0.430	0.409	0.455	0.455	0.476	0.455	0.595	0.595	0.626	0.595 ns
DIFF_POD12_M	0.409	0.409	0.430	0.409	0.551	0.551	0.582	0.551	0.641	0.641	0.679	0.641 ns
DIFF_POD12_S	0.409	0.409	0.430	0.409	0.767	0.767	0.817	0.767	0.832	0.832	0.889	0.832 ns
DIFF_SSTL12_DCI_F	0.381	0.381	0.400	0.381	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558 ns
DIFF_SSTL12_DCI_M	0.381	0.381	0.400	0.381	0.557	0.557	0.587	0.557	0.654	0.654	0.694	0.654 ns
DIFF_SSTL12_DCI_S	0.381	0.381	0.400	0.381	0.754	0.754	0.803	0.754	0.842	0.842	0.908	0.842 ns
DIFF_SSTL12_F	0.394	0.394	0.402	0.394	0.412	0.412	0.430	0.412	0.538	0.538	0.566	0.538 ns
DIFF_SSTL12_M	0.394	0.394	0.402	0.394	0.553	0.553	0.584	0.553	0.641	0.641	0.676	0.641 ns
DIFF_SSTL12_S	0.394	0.394	0.402	0.394	0.758	0.758	0.808	0.758	0.823	0.823	0.879	0.823 ns
DIFF_SSTL135_DCI_F	0.371	0.371	0.402	0.371	0.411	0.411	0.428	0.411	0.537	0.537	0.565	0.537 ns
DIFF_SSTL135_DCI_M	0.371	0.371	0.402	0.371	0.551	0.551	0.582	0.551	0.645	0.645	0.685	0.645 ns
DIFF_SSTL135_DCI_S	0.371	0.371	0.402	0.371	0.746	0.746	0.799	0.746	0.829	0.829	0.893	0.829 ns
DIFF_SSTL135_F	0.375	0.375	0.402	0.375	0.408	0.408	0.428	0.408	0.528	0.528	0.561	0.528 ns
DIFF_SSTL135_M	0.375	0.375	0.402	0.375	0.555	0.555	0.585	0.555	0.641	0.641	0.679	0.641 ns
DIFF_SSTL135_S	0.375	0.375	0.402	0.375	0.772	0.772	0.823	0.772	0.827	0.827	0.878	0.827 ns
DIFF_SSTL15_DCI_F	0.397	0.397	0.417	0.397	0.412	0.412	0.429	0.412	0.531	0.531	0.563	0.531 ns
DIFF_SSTL15_DCI_M	0.397	0.397	0.417	0.397	0.553	0.553	0.583	0.553	0.645	0.645	0.685	0.645 ns
DIFF_SSTL15_DCI_S	0.397	0.397	0.417	0.397	0.768	0.768	0.822	0.768	0.847	0.847	0.912	0.847 ns
DIFF_SSTL15_F	0.404	0.404	0.417	0.404	0.424	0.424	0.445	0.424	0.551	0.551	0.577	0.551 ns
DIFF_SSTL15_M	0.404	0.404	0.417	0.404	0.554	0.554	0.585	0.554	0.639	0.639	0.677	0.639 ns
DIFF_SSTL15_S	0.404	0.404	0.417	0.404	0.767	0.767	0.817	0.767	0.813	0.813	0.867	0.813 ns
DIFF_SSTL18_I_DCI_F	0.320	0.320	0.336	0.320	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566 ns
DIFF_SSTL18_I_DCI_M	0.320	0.320	0.336	0.320	0.554	0.554	0.585	0.554	0.644	0.644	0.683	0.644 ns
DIFF_SSTL18_I_DCI_S	0.320	0.320	0.336	0.320	0.762	0.762	0.818	0.762	0.837	0.837	0.899	0.837 ns
DIFF_SSTL18_I_F	0.316	0.316	0.336	0.316	0.454	0.454	0.476	0.454	0.578	0.578	0.608	0.578 ns
DIFF_SSTL18_I_M	0.316	0.316	0.336	0.316	0.571	0.571	0.603	0.571	0.652	0.652	0.692	0.652 ns
DIFF_SSTL18_I_S	0.316	0.316	0.336	0.316	0.782	0.782	0.835	0.782	0.816	0.816	0.870	0.816 ns
HSLVDCI_15_F	0.393	0.393	0.415	0.393	0.425	0.425	0.443	0.425	0.548	0.548	0.579	0.548 ns
HSLVDCI_15_M	0.393	0.393	0.415	0.393	0.552	0.552	0.581	0.552	0.644	0.644	0.684	0.644 ns
HSLVDCI_15_S	0.393	0.393	0.415	0.393	0.748	0.748	0.802	0.748	0.827	0.827	0.890	0.827 ns
HSLVDCI_18_F	0.424	0.424	0.447	0.424	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566 ns
HSLVDCI_18_M	0.424	0.424	0.447	0.424	0.567	0.567	0.598	0.567	0.658	0.658	0.699	0.658 ns

Table 24: IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standards	T _{INBUF_DELAY_PAD_I}			T _{OUTBUF_DELAY_O_PAD}			T _{OUTBUF_DELAY_TD_PAD}			Units		
	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V	0.90V	0.85V	0.72V			
	-3	-2	-1	-2	-3	-2	-1	-2	-3	-2	-1	-2
POD12_DCI_F	0.409	0.409	0.431	0.409	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558
POD12_DCI_M	0.409	0.409	0.431	0.409	0.543	0.543	0.572	0.543	0.638	0.638	0.678	0.638
POD12_DCI_S	0.409	0.409	0.431	0.409	0.772	0.772	0.822	0.772	0.862	0.862	0.929	0.862
POD12_F	0.409	0.409	0.431	0.409	0.455	0.455	0.476	0.455	0.595	0.595	0.626	0.595
POD12_M	0.409	0.409	0.431	0.409	0.551	0.551	0.582	0.551	0.641	0.641	0.679	0.641
POD12_S	0.409	0.409	0.431	0.409	0.767	0.767	0.817	0.767	0.832	0.832	0.889	0.832
SLVS_400_18	0.539	0.539	0.620	0.539	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
SSTL12_DCI_F	0.381	0.381	0.399	0.381	0.425	0.425	0.443	0.425	0.558	0.558	0.586	0.558
SSTL12_DCI_M	0.381	0.381	0.399	0.381	0.557	0.557	0.587	0.557	0.654	0.654	0.694	0.654
SSTL12_DCI_S	0.381	0.381	0.399	0.381	0.754	0.754	0.803	0.754	0.842	0.842	0.908	0.842
SSTL12_F	0.403	0.403	0.403	0.403	0.412	0.412	0.430	0.412	0.538	0.538	0.566	0.538
SSTL12_M	0.403	0.403	0.403	0.403	0.553	0.553	0.584	0.553	0.641	0.641	0.676	0.641
SSTL12_S	0.403	0.403	0.403	0.403	0.758	0.758	0.808	0.758	0.823	0.823	0.879	0.823
SSTL135_DCI_F	0.366	0.366	0.399	0.366	0.411	0.411	0.428	0.411	0.537	0.537	0.565	0.537
SSTL135_DCI_M	0.366	0.366	0.399	0.366	0.551	0.551	0.582	0.551	0.645	0.645	0.685	0.645
SSTL135_DCI_S	0.366	0.366	0.399	0.366	0.746	0.746	0.799	0.746	0.829	0.829	0.893	0.829
SSTL135_F	0.378	0.378	0.399	0.378	0.408	0.408	0.428	0.408	0.528	0.528	0.561	0.528
SSTL135_M	0.378	0.378	0.399	0.378	0.555	0.555	0.585	0.555	0.641	0.641	0.679	0.641
SSTL135_S	0.378	0.378	0.399	0.378	0.772	0.772	0.823	0.772	0.827	0.827	0.878	0.827
SSTL15_DCI_F	0.402	0.402	0.417	0.402	0.412	0.412	0.429	0.412	0.531	0.531	0.563	0.531
SSTL15_DCI_M	0.402	0.402	0.417	0.402	0.553	0.553	0.583	0.553	0.645	0.645	0.685	0.645
SSTL15_DCI_S	0.402	0.402	0.417	0.402	0.768	0.768	0.822	0.768	0.847	0.847	0.912	0.847
SSTL15_F	0.371	0.371	0.400	0.371	0.408	0.408	0.428	0.408	0.530	0.530	0.556	0.530
SSTL15_M	0.371	0.371	0.400	0.371	0.554	0.554	0.585	0.554	0.639	0.639	0.677	0.639
SSTL15_S	0.371	0.371	0.400	0.371	0.767	0.767	0.817	0.767	0.813	0.813	0.867	0.813
SSTL18_I_DCI_F	0.329	0.329	0.336	0.329	0.445	0.445	0.461	0.445	0.566	0.566	0.595	0.566
SSTL18_I_DCI_M	0.329	0.329	0.336	0.329	0.554	0.554	0.585	0.554	0.644	0.644	0.683	0.644
SSTL18_I_DCI_S	0.329	0.329	0.336	0.329	0.762	0.762	0.818	0.762	0.837	0.837	0.899	0.837
SSTL18_I_F	0.316	0.316	0.337	0.316	0.454	0.454	0.476	0.454	0.578	0.578	0.608	0.578
SSTL18_I_M	0.316	0.316	0.337	0.316	0.571	0.571	0.603	0.571	0.652	0.652	0.692	0.652
SSTL18_I_S	0.316	0.316	0.337	0.316	0.782	0.782	0.835	0.782	0.816	0.816	0.870	0.816
SUB_LVDS	0.539	0.539	0.620	0.539	0.660	0.660	0.692	0.660	969.863	969.863	969.863	969.863


Output Delay Measurement Methodology

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 1](#) and [Figure 2](#).



ds923_01_041816

Figure 1: Single-Ended Test Setup



ds923_02_041816

Figure 2: Differential Test Setup

Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

1. Simulate the output driver of choice into the generalized test setup using values from [Table 27](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of [step 2](#) and [step 4](#). The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 27: Output Delay Measurement Methodology

Description	I/O Standard Attribute	R _{REF} (Ω)	C _{REF} ⁽¹⁾ (pF)	V _{MEAS} (V)	V _{REF} (V)
LVC MOS, 1.2V	LVC MOS12	1M	0	0.6	0
LVC MOS, 1.5V	LVC MOS15	1M	0	0.75	0
LVC MOS, 1.8V	LVC MOS18	1M	0	0.9	0
LVDCI, HSLVDCI, 1.5V	LVDCI_15, HSLVDCI_15	50	0	V _{REF}	0.75
LVDCI, HSLVDCI, 1.8V	LVDCI_15, HSLVDCI_18	50	0	V _{REF}	0.9
HSTL (high-speed transceiver logic), class I, 1.2V	HSTL_I_12	50	0	V _{REF}	0.6
HSTL, class I, 1.5V	HSTL_I	50	0	V _{REF}	0.75
HSTL, class I, 1.8V	HSTL_I_18	50	0	V _{REF}	0.9
HSUL (high-speed unterminated logic), 1.2V	HSUL_12	50	0	V _{REF}	0.6
SSTL12 (stub series terminated logic), 1.2V	SSTL12	50	0	V _{REF}	0.6
SSTL135, 1.35V	SSTL135	50	0	V _{REF}	0.675
SSTL15, 1.5V	SSTL15	50	0	V _{REF}	0.75
SSTL18, class I, 1.8V	SSTL18_I	50	0	V _{REF}	0.9
POD10, 1.0V	POD10	50	0	V _{REF}	1.0
POD12, 1.2V	POD12	50	0	V _{REF}	1.2
DIFF_HSTL, class I, 1.2V	DIFF_HSTL_I_12	50	0	V _{REF}	0.6
DIFF_HSTL, class I, 1.5V	DIFF_HSTL_I	50	0	V _{REF}	0.75
DIFF_HSTL, class I, 1.8V	DIFF_HSTL_I_18	50	0	V _{REF}	0.9
DIFF_HSUL, 1.2V	DIFF_HSUL_12	50	0	V _{REF}	0.6
DIFF_SSTL12, 1.2V	DIFF_SSTL12	50	0	V _{REF}	0.6
DIFF_SSTL135, 1.35V	DIFF_SSTL135	50	0	V _{REF}	0.675
DIFF_SSTL15, 1.5V	DIFF_SSTL15	50	0	V _{REF}	0.75
DIFF_SSTL18, 1.8V	DIFF_SSTL18_I	50	0	V _{REF}	0.9
DIFF_POD10, 1.0V	DIFF_POD10	50	0	V _{REF}	1.0
DIFF_POD12, 1.2V	DIFF_POD12	50	0	V _{REF}	1.2
LVDS (low-voltage differential signaling), 1.8V	LVDS	100	0	0 ⁽²⁾	0
SUB_LVDS, 1.8V	SUB_LVDS	100	0	0 ⁽²⁾	0
MIPI D-PHY (high speed) 1.2V	MIPI_DPHY_DC1_HS	100	0	0 ⁽²⁾	0
MIPI D-PHY (low power) 1.2V	MIPI_DPHY_DC1_LP	1M	0	0.6	0

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in [Table 35](#) through [Table 37](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 35: Global Clock Input to Output Delay Without MMCM (Near Clock Region)

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages			Units	
			0.90V	0.85V	0.72V		
			-3	-2	-1		
SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.							
TICKOF	Global clock input and output flip-flop <i>without</i> MMCM (near clock region).	XCVU3P	4.08	4.77	5.09	5.28	ns
		XCVU5P	4.08	4.77	5.09	5.28	ns
		XCVU7P	4.08	4.77	5.09	5.28	ns
		XCVU9P	4.08	4.77	5.09	5.28	ns
		XCVU11P	3.93	4.59	4.90	5.07	ns
		XCVU13P	3.93	4.59	4.90	5.07	ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.

Table 36: Global Clock Input to Output Delay Without MMCM (Far Clock Region)

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages			Units	
			0.90V	0.85V	0.72V		
			-3	-2	-1		
SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.							
TICKOF_FAR	Global clock input and output flip-flop <i>without</i> MMCM (far clock region).	XCVU3P	4.53	5.33	5.69	5.92	ns
		XCVU5P	4.53	5.33	5.69	5.92	ns
		XCVU7P	4.53	5.33	5.69	5.92	ns
		XCVU9P	4.53	5.33	5.69	5.92	ns
		XCVU11P	4.10	4.79	5.11	5.28	ns
		XCVU13P	4.10	4.79	5.11	5.28	ns

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.

Device Pin-to-Pin Input Parameter Guidelines

The pin-to-pin numbers in [Table 38](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 38: Global Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade and V_{CCINT} Operating Voltages				Units	
			0.90V	0.85V	0.72V			
			-3	-2	-1	-2		
Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard. (1)(2)(3)								
$T_{PSMMCMCC_VU3P}$	Global clock input and input flip-flop (or latch) with MMCM.	Setup	XCVU3P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU3P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU5P}$		Setup	XCVU5P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU5P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU7P}$		Setup	XCVU7P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU7P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU9P}$		Setup	XCVU9P	1.86	1.86	1.99	2.32	ns
$T_{PHMMCMCC_VU9P}$				-0.13	-0.13	-0.13	0.14	ns
$T_{PSMMCMCC_VU11P}$		Setup	XCVU11P	1.92	1.92	2.05	2.36	ns
$T_{PHMMCMCC_VU11P}$				-0.13	-0.13	-0.13	0.16	ns
$T_{PSMMCMCC_VU13P}$		Setup	XCVU13P	1.92	1.92	2.05	2.36	ns
$T_{PHMMCMCC_VU13P}$				-0.13	-0.13	-0.13	0.16	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 39: Sampling Window

Description	Speed Grade and V_{CCINT} Operating Voltages				Units
	0.90V	0.85V		0.72V	
	-3	-2	-1	-2	
T_{SAMP_BUFG} (1)	510	610	610	610	ps
$T_{SAMP_NATIVE_DPA}$	100	100	125	125	ps
$T_{SAMP_NATIVE_BISC}$	60	60	85	85	ps

Notes:

1. This parameter indicates the total sampling error of the Virtex UltraScale+ FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew.

GTY Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Virtex UltraScale+ FPGAs that include the GTY transceivers.

GTY Transceiver DC Input and Output Levels

Table 41 summarizes the DC specifications of the GTY transceivers in Virtex UltraScale+ FPGAs. Consult the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) for further information.

Table 41: GTY Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV _{PPIN}	Differential peak-to-peak input voltage (external AC coupled)	> 10.3125 Gb/s	150	—	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	—	1250	mV
		≤ 6.6 Gb/s	150	—	2000	mV
V _{IN}	Single-ended input voltage. Voltage measured at the pin referenced to GND.	DC coupled V _{MGTAVTT} = 1.2V	-400	—	V _{MGTAVTT}	mV
V _{CMIN}	Common mode input voltage	DC coupled V _{MGTAVTT} = 1.2V	—	2/3 V _{MGTAVTT}	—	mV
D _{VPPOUT}	Differential peak-to-peak output voltage ⁽¹⁾	Transmitter output swing is set to 1010	800	—	—	mV
V _{CMOUTDC}	Common mode output voltage: DC coupled (equation based)	When remote RX is terminated to GND	V _{MGTAVTT} /2 - D _{VPPOUT} /4			mV
		When remote RX termination is floating	V _{MGTAVTT} - D _{VPPOUT} /2			mV
		When remote RX is terminated to V _{RX_TERM} ⁽²⁾	V _{MGTAVTT} - $\frac{D_{VPPOUT}}{4} - \left(\frac{V_{MGTAVTT} - V_{RX_TERM}}{2} \right)$			mV
V _{CMOUTAC}	Common mode output voltage: AC coupled	Equation based	V _{MGTAVTT} - D _{VPPOUT} /2			mV
R _{IN}	Differential input resistance	—	100	—	—	Ω
R _{OUT}	Differential output resistance	—	100	—	—	Ω
T _{OSKEW}	Transmitter output pair (TXP and TXN) intra-pair skew	—	—	10	—	ps
C _{EXT}	Recommended external AC coupling capacitor ⁽³⁾	—	100	—	—	nF

Notes:

1. The output swing and pre-emphasis levels are programmable using the GTY transceiver attributes discussed in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) and can result in values lower than reported in this table.
2. V_{RX_TERM} is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 3: Single-Ended Peak-to-Peak Voltage




Figure 4: Differential Peak-to-Peak Voltage

[Table 42](#) and [Table 43](#) summarize the DC specifications of the clock input of the GTY transceivers in Virtex UltraScale+ FPGAs. Consult www.xilinx.com/products/technology/high-speed-serial for further details.

Table 42: GTY Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Typ	Max	Units
V_{IDIFF}	Differential peak-to-peak input voltage	250	—	2000	mV
R_{IN}	Differential input resistance	—	100	—	Ω
C_{EXT}	Required external AC coupling capacitor	—	10	—	nF

Table 43: GTY Transceiver Clock Output Level Specification

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{OL}	Output high voltage for P and N	$R_T = 100\Omega$ across P and N signals	100	—	330	mV
V_{OH}	Output low voltage for P and N	$R_T = 100\Omega$ across P and N signals	500	—	700	mV
V_{DDOUT}	Differential output voltage (P-N), P = High (N-P), N = High	$R_T = 100\Omega$ across P and N signals	300	—	430	mV
V_{CMOUT}	Common mode voltage	$R_T = 100\Omega$ across P and N signals	300	—	500	mV

Table 50: GTY Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTYTX}	Serial data rate range		0.500	–	F _{GTYMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	–	21	–	ps
T _{FTX}	TX fall time	80%–20%	–	21	–	ps
T _{LSSKEW}	TX lane-to-lane skew ⁽¹⁾		–	–	500.00	ps
T _{J32.75}	Total jitter ⁽²⁾⁽⁴⁾	32.75 Gb/s	–	–	0.35	UI
D _{J32.75}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.19	UI
T _{J28.21}	Total jitter ⁽²⁾⁽⁴⁾	28.21 Gb/s	–	–	0.28	UI
D _{J28.21}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J16.375}	Total jitter ⁽²⁾⁽⁴⁾	16.375 Gb/s	–	–	0.28	UI
D _{J16.375}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J15.0}	Total jitter ⁽²⁾⁽⁴⁾	15.0 Gb/s	–	–	0.28	UI
D _{J15.0}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J14.1}	Total jitter ⁽²⁾⁽⁴⁾	14.1 Gb/s	–	–	0.28	UI
D _{J14.1}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J14.1}	Total jitter ⁽²⁾⁽⁴⁾	14.025 Gb/s	–	–	0.28	UI
D _{J14.1}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J13.1}	Total jitter ⁽²⁾⁽⁴⁾	13.1 Gb/s	–	–	0.28	UI
D _{J13.1}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J12.5_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	12.5 Gb/s	–	–	0.28	UI
D _{J12.5_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J12.5_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	12.5 Gb/s	–	–	0.33	UI
D _{J12.5_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J11.3}	Total jitter ⁽²⁾⁽⁴⁾	11.3 Gb/s	–	–	0.28	UI
D _{J11.3}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J10.3125_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	10.3125 Gb/s	–	–	0.28	UI
D _{J10.3125_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J10.3125_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	10.3125 Gb/s	–	–	0.33	UI
D _{J10.3125_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J9.953_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	9.953 Gb/s	–	–	0.28	UI
D _{J9.953_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾		–	–	0.17	UI
T _{J9.953_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	9.953 Gb/s	–	–	0.33	UI
D _{J9.953_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J8.0}	Total jitter ⁽³⁾⁽⁴⁾	8.0 Gb/s	–	–	0.32	UI
D _{J8.0}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.17	UI
T _{J6.6}	Total jitter ⁽³⁾⁽⁴⁾	6.6 Gb/s	–	–	0.30	UI
D _{J6.6}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI
T _{J5.0}	Total jitter ⁽³⁾⁽⁴⁾	5.0 Gb/s	–	–	0.30	UI
D _{J5.0}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI
T _{J4.25}	Total jitter ⁽³⁾⁽⁴⁾	4.25 Gb/s	–	–	0.30	UI
D _{J4.25}	Deterministic jitter ⁽³⁾⁽⁴⁾		–	–	0.15	UI

Table 51: GTY Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F_{GTYRX}	Serial data rate		0.500	–	F_{GTYMAX}	Gb/s
R_{XSST}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated at 33 kHz	-5000	–	0	ppm
R_{XRL}	Run length (CID)		–	–	256	UI
$R_{XPMMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	–	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	–	700	ppm
		Bit rates > 8.0 Gb/s	-200	–	200	ppm
SJ Jitter Tolerance⁽²⁾						
$J_{T_SJ32.75}$	Sinusoidal jitter (QPLL) ⁽³⁾	32.75 Gb/s	0.25	–	–	UI
$J_{T_SJ28.21}$	Sinusoidal jitter (QPLL) ⁽³⁾	28.21 Gb/s	0.30	–	–	UI
$J_{T_SJ16.375}$	Sinusoidal jitter (QPLL) ⁽³⁾	16.375 Gb/s	0.30	–	–	UI
$J_{T_SJ15.0}$	Sinusoidal jitter (QPLL) ⁽³⁾	15.0 Gb/s	0.30	–	–	UI
$J_{T_SJ14.1}$	Sinusoidal jitter (QPLL) ⁽³⁾	14.1 Gb/s	0.30	–	–	UI
$J_{T_SJ13.1}$	Sinusoidal jitter (QPLL) ⁽³⁾	13.1 Gb/s	0.30	–	–	UI
$J_{T_SJ12.5}$	Sinusoidal jitter (QPLL) ⁽³⁾	12.5 Gb/s	0.30	–	–	UI
$J_{T_SJ11.3}$	Sinusoidal jitter (QPLL) ⁽³⁾	11.3 Gb/s	0.30	–	–	UI
$J_{T_SJ10.32_QPLL}$	Sinusoidal jitter (QPLL) ⁽³⁾	10.32 Gb/s	0.30	–	–	UI
$J_{T_SJ10.32_CPLL}$	Sinusoidal jitter (CPLL) ⁽³⁾	10.32 Gb/s	0.30	–	–	UI
$J_{T_SJ9.953_QPLL}$	Sinusoidal jitter (QPLL) ⁽³⁾	9.953 Gb/s	0.30	–	–	UI
$J_{T_SJ9.953_CPLL}$	Sinusoidal jitter (CPLL) ⁽³⁾	9.953 Gb/s	0.30	–	–	UI
$J_{T_SJ8.0}$	Sinusoidal jitter (CPLL) ⁽³⁾	8.0 Gb/s	0.42	–	–	UI
$J_{T_SJ6.6}$	Sinusoidal jitter (CPLL) ⁽³⁾	6.6 Gb/s	0.44	–	–	UI
$J_{T_SJ5.0}$	Sinusoidal jitter (CPLL) ⁽³⁾	5.0 Gb/s	0.44	–	–	UI
$J_{T_SJ4.25}$	Sinusoidal jitter (CPLL) ⁽³⁾	4.25 Gb/s	0.44	–	–	UI
$J_{T_SJ3.2}$	Sinusoidal jitter (CPLL) ⁽³⁾	3.2 Gb/s ⁽⁴⁾	0.45	–	–	UI
$J_{T_SJ2.5}$	Sinusoidal jitter (CPLL) ⁽³⁾	2.5 Gb/s ⁽⁵⁾	0.30	–	–	UI
$J_{T_SJ1.25}$	Sinusoidal jitter (CPLL) ⁽³⁾	1.25 Gb/s ⁽⁶⁾	0.30	–	–	UI
J_{T_SJ500}	Sinusoidal jitter (CPLL) ⁽³⁾	500 Mb/s ⁽⁷⁾	0.30	–	–	UI
SJ Jitter Tolerance with Stressed Eye⁽²⁾						
$J_{T_TJSE3.2}$	Total jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.70	–	–	UI
		6.6 Gb/s	0.70	–	–	UI
$J_{T_TJSE6.6}$	Sinusoidal jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.10	–	–	UI
		6.6 Gb/s	0.10	–	–	UI

Notes:

1. Using RXOUT_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of 10^{-12} .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
5. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
7. CPLL frequency at 2.0 GHz and RXOUT_DIV = 8.
8. Composite jitter with RX equalizer enabled. DFE disabled.

GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 52](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 52: GTY Transceiver Protocol List

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-4	IEEE 802.3-2012	25.78125	Compliant
28 Gb/s backplane	CEI-25G-LR	25–28.05	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR	4.25–25.78125	Compliant
100GBASE-KR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant ⁽¹⁾
100GBASE-CR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant ⁽¹⁾
50GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant ⁽¹⁾
50GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant ⁽¹⁾
25GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant ⁽¹⁾
25GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant ⁽¹⁾
OTU4 (OTL4.4) CFP2	OIF-CEI-28G-VSR	27.952493–32.75	Compliant
OTU4 (OTL4.4) CFP	OIF-CEI-11G-MR	11.18–13.1	Compliant
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR ⁽²⁾	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328–11.10	Compliant
XFP	INF-8077i, revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
5.0G Ethernet	IEEE 802.3bx (PAR)	5	Compliant
2.5G Ethernet	IEEE 802.3bx (PAR)	2.5	Compliant
HiGig, HiGig+, HiGig2	IEEE 802.3-2012	3.74, 6.6	Compliant
QSGMII	QSGMII v1.2 (Cisco System, ENG-46158)	5	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555–9.956	Compliant
PCIe Gen1, 2, 3	PCI Express base 3.0	2.5, 5.0, and 8.0	Compliant
SDI ⁽³⁾	SMPTE 424M-2006	0.27–2.97	Compliant
UHD-SDI ⁽³⁾	SMPTE ST-2081 6G, SMPTE ST-2082 12G	6 and 12	Compliant
Hybrid memory cube (HMC)	HMC-15G-SR	10, 12.5, and 15.0	Compliant
MoSys bandwidth engine	CEI-11-SR and CEI-11-SR (overclocked)	10.3125, 15.5	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144–12.165	Compliant
Passive optical network (PON)	10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant

Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at [UltraScale Integrated 100G Ethernet MAC/PCS](#). The *UltraScale Architecture and Product Overview* ([DS890](#)) lists how many blocks are in each Virtex UltraScale+ FPGA.

Table 56: Maximum Performance for 100G Ethernet Designs

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2 ⁽¹⁾	-1	-2	
F _{TX_CLK}	Transmit clock	390.625	390.625	322.223	322.223	MHz
F _{RX_CLK}	Receive clock	390.625	390.625	322.223	322.223	MHz
F _{RX_SERDES_CLK}	Receive serializer/deserializer clock	390.625	390.625	322.223	322.223	MHz
F _{DRP_CLK}	Dynamic reconfiguration port clock	250.00	250.00	250.00	250.00	MHz

Notes:

1. The maximum clock frequency of 390.625 MHz only applies to the CAUI-10 interface. The maximum clock frequency for the CAUI-4 interface is 322.223 MHz.

Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Overview* ([DS890](#)) lists how many blocks are in each Virtex UltraScale+ FPGA.

Table 57: Maximum Performance for PCI Express Designs⁽¹⁾⁽²⁾

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages				Units
		0.90V	0.85V		0.72V	
		-3	-2	-1	-2	
F _{PIPECLK}	Pipe clock maximum frequency.	250.00	250.00	250.00	250.00	MHz
F _{CORECLK}	Core clock maximum frequency.	500.00	500.00	500.00	250.00	MHz
F _{DRPCLK}	DRP clock maximum frequency.	250.00	250.00	250.00	250.00	MHz
F _{MCAPCLK}	MCAP clock maximum frequency.	125.00	125.00	125.00	125.00	MHz

Notes:

1. PCI Express Gen4 operation is supported for x1, x2, x4, and x8 widths.
2. PCI Express Gen4 operation is supported in -3E, -2E, and -1I speed grades.

System Monitor Specifications

Table 58: System Monitor Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units	
$V_{CCADC} = 1.8V \pm 3\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 5.2$ MHz, $T_j = -40^{\circ}C$ to $100^{\circ}C$, typical values at $T_j = 40^{\circ}C$							
ADC Accuracy⁽¹⁾							
Resolution			10	–	–	Bits	
Integral nonlinearity ⁽²⁾	INL		–	–	± 1.5	LSBs	
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	± 1	LSBs	
Offset error		Offset calibration enabled	–	–	± 2	LSBs	
Gain error			–	–	± 0.4	%	
Sample rate			–	–	0.2	MS/s	
RMS code noise		External 1.25V reference	–	–	1	LSBs	
		On-chip reference	–	1	–	LSBs	
ADC Accuracy at Extended Temperatures							
Resolution		$T_j = -55^{\circ}C$ to $125^{\circ}C$	10	–	–	Bits	
Integral nonlinearity	INL	$T_j = -55^{\circ}C$ to $125^{\circ}C$	–	–	± 1.5	LSBs	
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic $T_j = -55^{\circ}C$ to $125^{\circ}C$	–	–	± 1		
Analog Inputs⁽²⁾							
ADC input ranges		Unipolar operation	0	–	1	V	
		Bipolar operation	-0.5	–	+0.5	V	
		Unipolar common mode range (FS input)	0	–	+0.5	V	
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V	
Maximum external channel input ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	–	V_{CCADC}	V	
On-Chip Sensor Accuracy							
Temperature sensor error ⁽¹⁾⁽³⁾		$T_j = -55^{\circ}C$ to $125^{\circ}C$ (with external REF)	–	–	± 3	°C	
		$T_j = -55^{\circ}C$ to $110^{\circ}C$ (with internal REF)	–	–	± 3.5	°C	
		$T_j = 110^{\circ}C$ to $125^{\circ}C$ (with internal REF)	–	–	± 5	°C	

Configuration Switching Characteristics

Table 61: Configuration Switching Characteristics

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages				Units	
		0.90V	0.85V	0.72V			
		-3	-2	-1	-2		
Power-up Timing Characteristics							
T_{PL}	Program latency.	8.5	8.5	8.5	8.5	ms, Max	
T_{POR}	Power-on reset (40 ms maximum ramp rate).	65	65	65	65	ms, Max	
		0	0	0	0	ms, Min	
	Power-on reset with POR override (2 ms maximum ramp rate).	15	15	15	15	ms, Max	
$T_{PROGRAM}$	Program pulse width.	5	5	5	5	ms, Min	
		250	250	250	250	ns, Min	
CCLK Output (Master Mode)							
T_{ICCK}	Master CCLK output delay from INIT_B.	150	150	150	150	ns, Min	
$T_{MCCKL}^{(1)}$	Master CCLK clock Low time duty cycle.	40/60	40/60	40/60	40/60	%, Min/Max	
T_{MCCKH}	Master CCLK clock High time duty cycle.	40/60	40/60	40/60	40/60	%, Min/Max	
F_{MCCK}	Master SPI/BPI CCLK frequency.	125	125	125	100	MHz, Max	
F_{MCCK_START}	Master CCLK frequency at start of configuration.	2.70	2.70	2.70	2.70	MHz, Typ	
$F_{MCCKTOL}$	Frequency tolerance, master mode with respect to nominal CCLK.	± 15	± 15	± 15	± 15	%, Max	
CCLK Input (Slave Mode)							
T_{SCCKL}	Slave CCLK clock minimum Low time.	2.5	2.5	2.5	2.5	ns, Min	
T_{SCCKH}	Slave CCLK clock minimum High time.	2.5	2.5	2.5	2.5	ns, Min	
F_{SCCK}	Slave serial SelectMap CCLK frequency.	XCVU3P, XCVU5P, XCVU7P, XCVU9P	125	125	125	100	MHz, Max
		XCVU11P, XCVU13P	125	125	125	66	MHz, Max
EMCCLK Input (Master Mode)							
T_{EMCCKL}	External master CCLK Low time.	2.5	2.5	2.5	2.5	ns, Min	
T_{EMCCKH}	External master CCLK High time.	2.5	2.5	2.5	2.5	ns, Min	
F_{EMCCK}	External master CCLK frequency.	125	125	125	100	MHz, Max	
Internal Configuration Access Port							
F_{ICAPCK}	Internal configuration access port (ICAPE3).	XCVU3P	200	200	200	150	MHz, Max
	Master SLR ICAPE3 accessing entire device.	XCVU5P, XCVU7P, XCVU9P, XCVU11P, XCVU13P	125	125	125	100	MHz, Max
	SLR ICAPE3 accessing local SLR.	XCVU5P, XCVU7P, XCVU9P, XCVU11P, XCVU13P	200	200	200	150	MHz, Max
Slave Serial Mode Programming Switching							
T_{DCCK}/T_{CCKD}	D_{IN} setup/hold.	3.0/0	3.0/0	3.0/0	4.0/0	ns, Min	
T_{cco}	D_{OUT} clock to out.	8.0	8.0	8.0	9.0	ns, Max	

Table 61: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade and V_{CCINT} Operating Voltages				Units	
		0.90V	0.85V	0.72V			
		-3	-2	-1	-2		
SelectMAP Mode Programming Switching							
T_{SMDCCK}/T_{SMCCKD}	D[31:00] setup/hold.	XCVU3P, XCVU5P, XCVU7P, XCVU9P	4.0/0	4.0/0	4.0/0	5.0/0	ns, Min
		XCVU11P, XCVU13P	4.5/0	4.5/0	4.5/0	7.5/0	ns, Min
$T_{SMCSCK}/T_{SMCCKCS}$	CSI_B setup/hold.	XCVU3P, XCVU5P, XCVU7P, XCVU9P	4.0/0	4.0/0	4.0/0	5.0/0	ns, Min
		XCVU11P, XCVU13P	4.5/0	4.5/0	4.5/0	7.5/0	ns, Min
T_{SMWCCK}/T_{SMCCKW}	RDWR_B setup/hold.	XCVU3P, XCVU5P, XCVU7P, XCVU9P	10.0/0	10.0/0	10.0/0	11.0/0	ns, Min
		XCVU11P, XCVU13P	11.0/0	11.0/0	11.0/0	17.0/0	ns, Min
T_{SMCKSO}	CSO_B clock to out (330Ω pull-up resistor required).		7.0	7.0	7.0	7.0	ns, Max
T_{SMCO}	D[31:00] clock to out in readback.		8.0	8.0	8.0	8.0	ns, Max
F_{RBCK}	Readback frequency.	XCVU3P, XCVU5P, XCVU7P, XCVU9P	125	125	125	100	MHz, Max
		XCVU11P, XCVU13P	125	125	125	66	MHz, Max
Boundary-Scan Port Timing Specifications							
T_{TAPTCK}/T_{TCKTAP}	TMS and TDI setup/hold.	XCVU3P	3.0/ 2.0	3.0/ 2.0	3.0/ 2.0	3.0/ 2.0	ns, Min
		XCVU5P, XCVU7P, XCVU9P, XCVU11P, XCVU13P	8.5/ 2.0	8.5/ 2.0	8.5/ 2.0	8.5/ 2.0	ns, Min
T_{TCKTDO}	TCK falling edge to TDO output.	XCVU3P	7.0	7.0	7.0	7.0	ns, Max
		XCVU5P, XCVU7P, XCVU9P, XCVU11P, XCVU13P	15.0	15.0	15.0	15.0	ns, Max
F_{TCK}	TCK frequency.	XCVU3P	66	66	66	66	MHz, Max
		XCVU5P, XCVU7P, XCVU9P, XCVU11P, XCVU13P	20	20	20	20	MHz, Max
BPI Master Flash Mode Programming Switching							
T_{BPICCO}	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out.		10	10	10	10	ns, Max
T_{BPIDCC}/T_{BPICCD}	D[15:00] setup/hold.	XCVU3P, XCVU5P, XCVU7P, XCVU9P	4.0/0	4.0/0	4.0/0	5.0/0	ns, Min
		XCVU11P, XCVU13P	4.5/0	4.5/0	4.5/0	7.5/0	ns, Min
SPI Master Flash Mode Programming Switching							
T_{SPIDCC}/T_{SPICCD}	D[03:00] setup/hold.		3.0/0	3.0/0	3.0/0	4.0/0	ns, Min
T_{SPIDCC}/T_{SPICCD}	D[07:04] setup/hold.	XCVU3P, XCVU5P, XCVU7P, XCVU9P	4.0/0	4.0/0	4.0/0	5.0/0	ns, Min
		XCVU11P, XCVU13P	4.5/0	4.5/0	4.5/0	7.5/0	ns, Min
T_{SPICCM}	MOSI clock to out.		8.0	8.0	8.0	8.0	ns, Max
T_{SPICCF}	FCS_B clock to out.		8.0	8.0	8.0	8.0	ns, Max