

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	27
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-VFQFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/atmega88pb-mur">https://www.e-xfl.com/product-detail/microchip-technology/atmega88pb-mur</a>

- 16-bit Timer/Counter with separate prescaler, compare mode, and capture mode
- Real Time Counter (RTC) with separate oscillator
- Six Pulse Width Modulation (PWM) channels
- 8-channel 10-bit Analog-to-Digital converter (ADC) with temperature measurement
- Programmable serial USART with start-of-frame detection
- Master/Slave Serial Interface (SPI)
- Byte-oriented Two-Wire serial Interface (TWI), Philips I<sup>2</sup>C compatible
- Programmable Watchdog Timer (WDT) with separate on-chip oscillator
- On-chip Analog Comparator (AC)
- Interrupt and Wake-up on pin change
  - 256-channel capacitive touch and proximity sensing
- Special microcontroller features
  - Power-On Reset (POR) and programmable brown-out detection (BOD)
  - Internal calibrated oscillator
  - External and internal interrupt sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-Save, Power-Down, Standby, and Extended Standby
  - Unique device ID
- I/O
  - 27 programmable I/O pins
- Packages
  - 32-pin TQFP, VFQFN
- Operating voltage
  - 1.8V – 5.5V
- Temperature range
  - -40°C to 105°C
- Speed grades
  - 0 - 4MHz at 1.8-5.5V
  - 0 - 10MHz at 2.7-5.5V
  - 0 - 20MHz at 4.5-5.5V
- Power consumption at 1MHz, 1.8V, 25°C
  - Active mode: 0.35mA
  - Power-down mode: 0.23µA
  - Power-save mode: <1.4µA (including 32kHz RTC)

## Table of Contents

---

Introduction.....	1
Features.....	1
1. Description.....	4
2. Configuration Summary.....	5
3. Ordering Information.....	6
3.1. ATmega48PB.....	6
3.2. ATmega88PB.....	6
3.3. ATmega168PB .....	7
4. Block Diagram.....	8
5. Pin Configurations.....	9
5.1. Pin Descriptions.....	10
6. I/O Multiplexing.....	13
7. Comparison Between Processors.....	14
8. Resources.....	15
9. Data Retention.....	16
10. About Code Examples.....	17
11. Capacitive Touch Sensing.....	18
11.1. QTouch Library.....	18
12. Packaging Information.....	19
12.1. 32A.....	19
12.2. 32MS1.....	20
13. Errata.....	21
13.1. Errata ATmega48PB.....	21
13.2. Errata ATmega88PB.....	22
13.3. Errata ATmega168PB.....	23

## 1. Description

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48PB/88PB/168PB provides the following features: 4/8/16Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1Kbytes SRAM, 27 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface (I<sup>2</sup>C), an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and VFQFN packages), a programmable Watchdog Timer with internal Oscillator, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

Atmel® offers the QTouch® library for embedding capacitive touch buttons, sliders and wheels functionality into AVR® microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression® (AKS®) technology for unambiguous detection of key events. The easy-to-use QTouch Composer allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48PB/88PB/168PB is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48PB/88PB/168PB AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

### 3. Ordering Information

#### 3.1. ATmega48PB

Speed [MHz](3)	Power Supply [V]	Ordering Code(2)	Package(1)	Operational Range
20	1.8 - 5.5	ATmega48PB-AU	32A	Industrial (-40°C to +85°C)
		ATmega48PB-AUR(4)	32A	
		ATmega48PB-MU	32MS1	
		ATmega48PB-MUR(4)	32MS1	
		ATmega48PB-AN	32A	Industrial (-40°C to +105°C)
		ATmega48PB-ANR(4)	32A	
		ATmega48PB-MN	32MS1	
		ATmega48PB-MNR(4)	32MS1	

Note: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See "Speed Grades" on page 304.

4. Tape & Reel.

Package Type	
32A	32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)
32MS1	32-pad, 5.0x5.0x0.9mm body, Lead Pitch 0.50mm, Very-thin Fine pitch, Quad Flat No Lead Package (VFQFN)

#### 3.2. ATmega88PB

Speed [MHz](3)	Power Supply [V]	Ordering Code(2)	Package(1)	Operational Range
20	1.8 - 5.5	ATmega88PB-AU	32A	Industrial (-40°C to +85°C)
		ATmega88PB-AUR(4)	32A	
		ATmega88PB-MU	32MS1	
		ATmega88PB-MUR(4)	32MS	
		ATmega88PB-AN	32A	Industrial (-40°C to +105°C)
		ATmega88PB-ANR(4)	32A	
		ATmega88PB-MN	32MS1	
		ATmega88PB-MNR(4)	32MS1	

Note: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See "Speed Grades" on page 304.

#### 4. Tape & Reel.

Package Type	
32A	32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)
32MS1	32-pad, 5.0x5.0x0.9mm body, Lead Pitch 0.50mm, Very-thin Fine pitch, Quad Flat No Lead Package (VFQFN)

### 3.3. ATmega168PB

Speed [MHz]	Power Supply [V]	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operational Range
20	1.8 - 5.5	ATmega168PB-AU	32A	Industrial (-40°C to +85°C)
		ATmega168PB-AUR <sup>(3)</sup>	32A	
		ATmega168PB-MU	32MS1	
		ATmega168PB-MUR <sup>(3)</sup>	32MS1	
		ATmega168PB-AN	32A	Industrial (-40°C to +105°C)
		ATmega168PB-ANR <sup>(3)</sup>	32A	
		ATmega168PB-MN	32MS1	
		ATmega168PB-MNR <sup>(3)</sup>	32MS1	

Note: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.


2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

#### 3. Tape & Reel.

Package Type	
32A	32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)
32MS1	32-pad, 5.0x5.0x0.9mm body, Lead Pitch 0.50mm, Very-thin Fine pitch, Quad Flat No Lead Package (VFQFN)

## Atmel

### Figure 4-1. Block Diagram



## 5. Pin Configurations

Figure 5-1. 32 TQFP Pinout ATmega48PB/88PB/168PB







Figure 5-2. 32 VQFN Pinout ATmega48PB/88PB/168PB



## 5.1. Pin Descriptions

### 5.1.1. VCC

Digital supply voltage.

### 5.1.2. GND

Ground.

#### 5.1.3. Port B (PB[7:0]) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB[7:6] is used as TOSC[2:1] input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

#### 5.1.4. Port C (PC[5:0])

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC[5:0] output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### 5.1.5. PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in the *Alternate Functions of Port C* section.

#### 5.1.6. Port D (PD[7:0])

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### 5.1.7. Port E (PE[3:0])

Port E is an 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### 5.1.8. AV<sub>CC</sub>

AV<sub>CC</sub> is the supply voltage pin for the A/D Converter, PC[3:0], and PE[3:2]. It should be externally connected to V<sub>CC</sub>, even if the ADC is not used. If the ADC is used, it should be connected to V<sub>CC</sub> through a low-pass filter. Note that PC[6:4] use digital supply voltage, V<sub>CC</sub>.

#### 5.1.9. AREF

AREF is the analog reference pin for the A/D Converter.

#### 5.1.10. **ADC[7:6] (TQFP and VFQFN Package Only)**

In the TQFP and VFQFN package, ADC[7:6] serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

## 6. I/O Multiplexing

Each pin is by default controlled by the PORT as a general purpose I/O and alternatively it can be assigned to one of the peripheral functions.

The following table describes the peripheral signals multiplexed to the PORT I/O pins.

**Table 6-1. PORT Function Multiplexing**

No	PAD	EXTINT	PCINT	ADC/AC	OSC	T/C # 0	T/C # 1	USART	I2C	SPI
1	PD[3]	INT1	PCINT19			OC2B				
2	PD[4]		PCINT20			T0		XCK0		
3	PE[0]		PCINT24	ACO			ICP4		SDA1	
4	VCC									
5	GND									
6	PE[1]		PCINT25				TC4		SCL1	
7	PB[6]		PCINT6		XTAL1/TOSC1					
8	PB[7]		PCINT7		XTAL2/TOSC2					
9	PD[5]		PCINT21			OC0B	T1			
10	PD[6]		PCINT22	AIN0		OC0A				
11	PD[7]		PCINT23	AIN1						
12	PB[0]		PCINT0		CLKO	ICP1				
13	PB[1]		PCINT1			OC1A				
14	PB[2]		PCINT2			OC1B				SS0
15	PB[3]		PCINT3			OC2A		TXD1		MOSI0
16	PB[4]		PCINT4					RXD1		MISO0
17	PB[5]		PCINT5					XCK0		SCK0
18	AVCC									
19	PE[2]		PCINT26	ADC6		ICP3				SS1
20	AREF									
21	GND									
22	PE[3]		PCINT27	ADC7		T3				MOSI1
23	PC[0]		PCINT8	ADC0						MISO1
24	PC[1]		PCINT9	ADC1						SCK1
25	PC[2]		PCINT10	ADC2						
26	PC[3]		PCINT11	ADC3						
27	PC[4]		PCINT12	ADC4					SDA0	
28	PC[5]		PCINT13	ADC5					SCL0	
29	PC[6]/RESET		PCINT14							
30	PD[0]		PCINT16			OC3A		RXD0		
31	PD[1]		PCINT17				OC4A	TXD0		
32	PD[2]	INT0	PCINT18			OC3B	OC4B			

## 7. Comparison Between Processors

The ATmega48PB/88PB/168PB differ only in memory sizes, boot loader support, and interrupt vector sizes. The table below summarizes the different memory and interrupt vector sizes for the devices.

**Table 7-1. Memory Size Summary**

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48PB	4KBytes	256Bytes	512Bytes	1 instruction word/vector
ATmega88PB	8KBytes	512Bytes	1KBytes	1 instruction word/vector
ATmega168PB	16KBytes	512Bytes	1KBytes	2 instruction words/vector

ATmega88PB/168PB support a real Read-While-Write Self-Programming Mechanism (SPM). The SPM instruction can only execute from the separate Boot Loader Section. In ATmega48PB there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

## 8. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on <http://www.atmel.com/avr>.

## 9. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

## 10. About Code Examples


This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI” instructions must be replaced with instructions that allow access to extended I/O. Typically “LDS” and “STS” combined with “SBR”, “SBRC”, “SBR”, and “CBR”.



## 12. Packaging Information

### 12.1. 32A



**COMMON DIMENSIONS**  
(Unit of measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	—	—	1.20	
A1	0.05	—	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
E	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
B	0.30	—	0.45	
C	0.09	—	0.20	
L	0.45	—	0.75	
e	0.80 TYP			

**Notes:**

1. This package conforms to JEDEC reference MS-026, Variation ABA.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10mm maximum.

2010-10-20

**Atmel**

**TITLE**

**32A**, 32-lead, 7 x 7mm body size, 1.0mm body thickness,  
0.8mm lead pitch, thin profile plastic quad flat package (TQFP)


**DRAWING NO.**

32A

**REV.**

C

## 12.2. 32MS1



## 13. Errata

### 13.1. Errata ATmega48PB

The revision letter in this section refers to the revision of the ATmega48PB device.

#### 13.1.1. Rev. A

- Wrong device ID when using debugWire
- Power consumption in power save modes
- USART start-up functionality not working
- External capacitor on AREF pin

##### 1.) Wrong device ID when using debugWire

The device ID returned using debugWire is incorrect.

Problem Fix/Workaround

None.

##### 2.) Power consumption in power save modes

Power consumption in power save modes will be higher due to improper control of internal power management.

Problem Fix/Workaround

None.

##### 3.) USART start-up functionality not working

While in power save modes, the USART start bit detection logic fails to wakeup the device.

Problem Fix/Workaround

None.

##### 4.) External capacitor on AREF pin

If an external capacitor is used on the analog reference pin (AREF), it should be equal to or larger than 100nF. Smaller capacitor value can make the AREF buffer unstable with large ringing which will reduce the accuracy of the ADC.

Problem Fix/Workaround

None.

#### 13.1.2. Rev. B

- External capacitor on AREF pin

##### 1.) External capacitor on AREF pin

If an external capacitor is used on the analog reference pin (AREF), it should be equal to or larger than 100nF. Smaller capacitor value can make the AREF buffer unstable with large ringing which will reduce the accuracy of the ADC.

Problem Fix/Workaround

None.

### 13.1.3. Rev. C

No known errata.

### 13.1.4. Rev. D to J

Not sampled.

### 13.1.5. Rev. K

No known errata.

## 13.2. Errata ATmega88PB

The revision letter in this section refers to the revision of the ATmega88PB device.

### 13.2.1. Rev. A

- Wrong device ID when using debugWire
- Power consumption in power save modes
- USART start-up functionality not working
- External capacitor on AREF pin

#### 1.) Wrong device ID when using debugWire

The device ID returned using debugWire is incorrect.

Problem Fix/Workaround

None.

#### 2.) Power consumption in power save modes

Power consumption in power save modes will be higher due to improper control of internal power management.

Problem Fix/Workaround

None.

#### 3.) USART start-up functionality not working

While in power save modes, the USART start bit detection logic fails to wakeup the device.

Problem Fix/Workaround

None.

#### 4.) External capacitor on AREF pin

If an external capacitor is used on the analog reference pin (AREF), it should be equal to or larger than 100nF. Smaller capacitor value can make the AREF buffer unstable with large ringing which will reduce the accuracy of the ADC.

Problem Fix/Workaround

None.

### 13.2.2. Rev. B

- External capacitor on AREF pin

#### 1.) External capacitor on AREF pin

None.

**13.3.2. Rev. B**

- Power consumption in power save modes
- External capacitor on AREF pin

1.) Power consumption in power save modes

Power consumption in power save modes will be higher due to improper control of internal power management.

Problem Fix/Workaround

None

2.) External capacitor on AREF pin

If an external capacitor is used on the analog reference pin (AREF), it should be equal to or larger than 100nF. Smaller capacitor value can make the AREF buffer unstable with large ringing which will reduce the accuracy of the ADC.

Problem Fix/Workaround

None.

**13.3.3. Rev. C**

- External capacitor on AREF pin

1.) External capacitor on AREF pin

If an external capacitor is used on the analog reference pin (AREF), it should be equal to or larger than 100nF. Smaller capacitor value can make the AREF buffer unstable with large ringing which will reduce the accuracy of the ADC.

Problem Fix/Workaround

None.

**13.3.4. Rev. D**

No known errata.

**13.3.5. Rev. D to M**

Not sampled.

**13.3.6. Rev. N**

No known errata.