



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active                                                                          |
|----------------------------|---------------------------------------------------------------------------------|
| Core Processor             | RL78                                                                            |
| Core Size                  | 16-Bit                                                                          |
| Speed                      | 24MHz                                                                           |
| Connectivity               | CSI, I <sup>2</sup> C, UART/USART                                               |
| Peripherals                | LVD, POR, WDT                                                                   |
| Number of I/O              | 17                                                                              |
| Program Memory Size        | 16KB (16K x 8)                                                                  |
| Program Memory Type        | FLASH                                                                           |
| EEPROM Size                | 2K x 8                                                                          |
| RAM Size                   | 1.5K x 8                                                                        |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                     |
| Data Converters            | A/D 10x10b; D/A 2x8b                                                            |
| Oscillator Type            | Internal                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                               |
| Mounting Type              | Surface Mount                                                                   |
| Package / Case             | 20-LSSOP (0.173", 4.40mm Width)                                                 |
| Supplier Device Package    | 20-LSSOP                                                                        |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1056aasp-30 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.3 Pin Configuration (Top View)

## 1.3.1 10-pin products

• 10-pin plastic LSSOP (4.4 × 3.6 mm, 0.65 mm pitch)



## 1.3.2 16-pin products

• 16-pin plastic SSOP (4.4 × 5.0 mm, 0.65 mm pitch)



# 1.3.3 20-pin products

• 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65 mm pitch)



Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3).







## RL78/G11

## (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

| Parameter                                        | Symbol | Conditions                                                    |                                                            | HS (high-s<br>Mo    | peed main)<br>ode | LS (low<br>main) | /-speed<br>Mode | LP (Low<br>main) | √-power<br>mode | LV (low-<br>main) | -voltage<br>Mode | Unit |
|--------------------------------------------------|--------|---------------------------------------------------------------|------------------------------------------------------------|---------------------|-------------------|------------------|-----------------|------------------|-----------------|-------------------|------------------|------|
|                                                  |        |                                                               |                                                            | MIN.                | MAX.              | MIN.             | MAX.            | MIN.             | MAX.            | MIN.              | MAX.             |      |
| SCKp cycle                                       | tксү1  | tkcy1 ≥ 4/fcLk                                                | $2.7~V \leq EV_{\text{DD}} \leq 5.5~V$                     | 167                 |                   | 500              |                 | 4000             |                 | 1000              |                  | ns   |
| time                                             |        |                                                               | $2.4~V \leq EV_{\text{DD}} \leq 5.5~V$                     | 250                 |                   |                  |                 |                  |                 |                   |                  |      |
|                                                  |        |                                                               | $1.8~V \leq EV_{\text{DD}} \leq 5.5~V$                     | 500                 |                   |                  |                 |                  |                 |                   |                  |      |
|                                                  |        |                                                               | $1.7~V \leq EV_{\text{DD}} \leq 5.5~V$                     | 1000                |                   | 1000             |                 |                  |                 |                   |                  |      |
|                                                  |        |                                                               | $1.6~V \le EV_{DD} \le 5.5~V$                              | Using<br>prohibited |                   |                  |                 |                  |                 |                   |                  |      |
| SCKp high-/                                      | tкнı,  | $4.0 V \le EV_{DD} \le$                                       | ≤ 5.5 V                                                    | tксү1/2-12          |                   | tксү1/2          |                 | tксү1/2          |                 | tксү1/2           |                  | ns   |
| low-level                                        | tĸ∟1   | $2.7 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | tксү1/2-18          |                   | - 50             | - 50            |                  | - 50            |                   |                  |      |
| width                                            |        | $2.4 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | tксү1/2-38          |                   |                  |                 |                  |                 |                   |                  |      |
|                                                  |        | $1.8 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | tксү1/2 <b>-</b> 50 |                   |                  |                 |                  |                 |                   |                  |      |
|                                                  |        | $1.7 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | tксү1/2-100         |                   | tксү1/2          |                 | tксү1/2          |                 | tксү1/2           |                  |      |
|                                                  |        | 1.6 V ≤ EVDD ≤                                                | ≤ 5.5 V                                                    | Using prohibited    |                   | - 100            |                 | - 100            |                 | - 100             |                  |      |
| SIp setup                                        | tsik1  | $4.0 V \le EV_{DD} \le$                                       | ≤ 5.5 V                                                    | 44                  |                   | 110              |                 | 110              |                 | 110               |                  | ns   |
| time                                             |        | $2.7 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    |                     |                   |                  |                 |                  |                 |                   |                  |      |
| Note 1                                           |        | $2.4 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | 75                  |                   |                  |                 |                  |                 |                   |                  |      |
|                                                  |        | $1.8 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | 110                 |                   |                  |                 |                  |                 |                   |                  |      |
|                                                  |        | $1.7 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | 220                 |                   | 220              |                 | 220              |                 | 220               |                  |      |
|                                                  |        | 1.6 V ≤ EVDD ≤                                                | $1.6~V \leq EV_{\text{DD}} \leq 5.5~V$                     |                     |                   | -                |                 |                  |                 |                   |                  |      |
| SIp hold                                         | tksi1  | $1.7 \text{ V} \leq EV_{DD} \leq$                             | ≤ 5.5 V                                                    | 19                  |                   | 19               |                 | 19               |                 | 19                |                  | ns   |
| time (from<br>SCKp↑)<br><sub>Note 2</sub>        |        | $1.6 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$ |                                                            | Using<br>prohibited |                   |                  |                 |                  |                 |                   |                  |      |
| Delay time                                       | tkso1  | C = 30 pF                                                     | $1.7~V \leq EV_{DD} \leq 5.5~V$                            |                     | 33.4              |                  | 33.4            |                  | 33.4            |                   | 33.4             | ns   |
| from SCKp↓<br>to SOp<br>output <sup>Note 3</sup> |        | Note 4                                                        | $1.6 \text{ V} \leq \text{EV}\text{DD} \leq 5.5 \text{ V}$ |                     | Using prohibited  | ]                |                 |                  |                 |                   |                  |      |

# When P01, P32, P53, P54 and P56 are used as SOmn pins (TA = -40 to +85°C, 1.6 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))



## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark 1.** p: CSI number (p = 00, 01, 10 and 11) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03)

- **Note 1.** The value must be equal to or less than fMCK/4.
- **Note 2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the normal input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).
  - Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



**Remark 1.** Rb[Ω]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance r: IIC number (r = 00, 01, 10 and 11), g: PIM number (g = 0, 3 and 5), h: POM number (h = 0, 3 and 5)

Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03)



## (7) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

| Parameter                                                   | Svm           |                                                                                                                    | Conditions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | HS (hig          | h-snood |                  | -speed |                  | -nower | LV (low          | voltage | Llnit |
|-------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|---------|------------------|--------|------------------|--------|------------------|---------|-------|
| Falanielei                                                  | bol           |                                                                                                                    | Conditions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | main)            | Mode    | main)            | Mode   | main)            | mode   | main)            | Mode    | Offic |
|                                                             |               |                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | MIN.             | MAX.    | MIN.             | MAX.   | MIN.             | MAX.   | MIN.             | MAX.    | -     |
| SCKp cycle time                                             | <b>t</b> ксү1 | tксү1 ≥ <b>2/f</b> с∟к                                                                                             | $\begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 200              |         | 1150             |        | 1150             |        | 1150             |         | ns    |
|                                                             |               | $t_{KCY1} \geq 2/fclk$                                                                                             | $\begin{array}{l} 2.7 \; V \leq EV_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 20 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 300              |         |                  |        |                  |        |                  |         | ns    |
| SCKp high-level tkH<br>width                                |               | $\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ 2.7 \ V \leq V_b \leq 4. \\ C_b = 20 \ pF, \ R_b \end{array}$       | ≤ 5.5 V,<br>0 V,<br>= 1.4 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | tксү1/2<br>- 50  |         | tксү1/2<br>- 50  |        | tксү1/2<br>- 50  |        | tксү1/2<br>- 50  |         | ns    |
|                                                             |               | $\begin{array}{l} 2.7 \ V \leq EV_{DD} < \\ 2.3 \ V \leq V_b \leq 2. \\ C_b = 20 \ pF, \ R_b \end{array}$          | : 4.0 V,<br>7 V,<br>= 2.7 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | tксү1/2<br>- 120 |         | tксү1/2<br>- 120 |        | tксү1/2<br>- 120 |        | tксү1/2<br>- 120 |         | ns    |
| SCKp low-level width                                        | tĸ∟ı          | $\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ 2.7 \ V \leq V_b \leq 4. \\ C_b = 20 \ pF, \ R_b \end{array}$       | $ V \le EV_{DD} \le 5.5 V, $ the end of the end |                  |         | tксү1/2<br>- 50  |        | tксү1/2<br>- 50  |        | tксү1/2<br>- 50  |         | ns    |
| 2.<br>2.<br>C                                               |               | $\begin{array}{l} 2.7 \ V \leq EV_{DD} < \\ 2.3 \ V \leq V_b \leq 2. \\ C_b = 20 \ pF, \ R_b \end{array}$          | tксү1/2<br>- 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                  |         |                  |        |                  |        |                  |         |       |
| SIp setup time (to tsiĸ1<br>SCKp↑) <sup>Note 1</sup>        |               | $\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ 2.7 \ V \leq V_b \leq 4. \\ C_b = 20 \ pF, \ R_b \end{array}$       | 58                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                  | 479     |                  | 479    |                  | 479    |                  | ns      |       |
|                                                             |               | $\begin{array}{l} 2.7 \ V \leq EV_{DD} < \\ 2.3 \ V \leq V_b \leq 2. \\ C_b = 20 \ pF, \ R_b \end{array}$          | 121                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                  |         |                  |        |                  |        |                  |         |       |
| SIp hold time (from SCKp↑) Note 1                           | tksi1         | $\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ 2.7 \ V \leq V_b \leq 4. \\ C_b = 20 \ pF, \ R_b \end{array}$       | 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                  | 10      |                  | 10     |                  | 10     |                  | ns      |       |
|                                                             |               | $\begin{array}{l} 2.7 \; V \leq EV_{DD} < \\ 2.3 \; V \leq V_b \leq 2. \\ C_b = 20 \; pF, \; R_b \end{array}$      | : 4.0 V,<br>7 V,<br>= 2.7 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                  |         |                  |        |                  |        |                  |         |       |
| Delay time from<br>SCKp↓ to SOp<br>output <sup>Note 1</sup> | tkso1         |                                                                                                                    | ≤ 5.5 V,<br>0 V,<br>= 1.4 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                  | 60      |                  | 60     |                  | 60     |                  | 60      | ns    |
|                                                             |               | $\begin{array}{l} 2.7 \ V \leq EV_{DD} < \\ 2.3 \ V \leq V_b \leq 2. \\ C_b = 20 \ pF, \ R_b \end{array}$          | : 4.0 V,<br>7 V,<br>= 2.7 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                  | 130     |                  | 130    |                  | 130    |                  | 130     |       |
| Slp setup time (to<br>SCKp↓) <sup>Note 2</sup>              | tsıĸ1         | $\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ 2.7 \ V \leq V_{b} \leq 4. \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$ | ≤ 5.5 V,<br>0 V,<br>= 1.4 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 23               |         | 110              |        | 110              |        | 110              |         | ns    |
|                                                             |               | $\begin{array}{l} 2.7 \ V \leq EV_{DD} < \\ 2.3 \ V \leq V_b \leq 2. \\ C_b = 20 \ pF, \ R_b \end{array}$          | : 4.0 V,<br>7 V,<br>= 2.7 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 33               |         | -                |        |                  |        |                  |         |       |
| Slp hold time (from tks<br>SCKp↓) <sup>Note 2</sup>         |               | $\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq \\ 2.7 \ V \leq V_b \leq 4. \\ C_b = 20 \ pF, \ R_b \end{array}$       | s 5.5 V,<br>0 V,<br>= 1.4 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 10               |         | 10               |        | 10               |        | 10               |         | ns    |
|                                                             |               | $2.7 V \le EV_{DD} <$<br>$2.3 V \le V_b \le 2.$<br>$C_b = 20 pE_{C_b} = 20$                                        | : 4.0 V,<br>7 V,<br>= 2.7 kΩ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                  |         |                  |        |                  |        |                  |         |       |

## (TA = -40 to +85°C, 2.7 V $\leq$ EVDD = VDD $\leq$ 5.5 V, Vss = 0 V)

R01DS0282EJ0200 Rev.2.00 Feb 15, 2018



## RL78/G11

## $(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le EVDD = VDD \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

| $(TA = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}) $ (2/2 |       |                                                                                                                                                 |                           |      |                          |      |                             |      |                               |      |      |
|--------------------------------------------------------------------------------------------------------------------------------------------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|------|--------------------------|------|-----------------------------|------|-------------------------------|------|------|
| Parameter Sym<br>bol                                                                                                                       |       | Conditions                                                                                                                                      | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LP (Low-power<br>main) mode |      | LV (low-voltage<br>main) Mode |      | Unit |
|                                                                                                                                            |       |                                                                                                                                                 | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                        | MAX. | MIN.                          | MAX. |      |
| Delay time from<br>SCKp↑ to SOp<br>output <sup>Note 2</sup>                                                                                | tkso1 |                                                                                                                                                 |                           | 10   |                          | 10   |                             | 10   |                               | 10   | ns   |
|                                                                                                                                            |       | $\begin{array}{l} 2.7 \; V \leq EV_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$ |                           |      |                          |      |                             |      |                               |      |      |

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 5)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



# (9) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (slave mode, SCKp... external clock input)

| Parameter                                                                                                                                             | Symb                         | Ca                                                                                                                          | onditions                                          | HS (hig<br>main) | h-speed<br>Mode | LS (low<br>main) | -speed<br>Mode  | LP (Low<br>main) | v-power<br>mode | LV (low-<br>main) | voltage<br>Mode | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|------------------|-----------------|------------------|-----------------|------------------|-----------------|-------------------|-----------------|------|
|                                                                                                                                                       | U                            |                                                                                                                             |                                                    | MIN.             | MAX.            | MIN.             | MAX.            | MIN.             | MAX.            | MIN.              | MAX.            |      |
| SCKp cycle                                                                                                                                            | <b>t</b> ксү2                | $4.0~V \leq EV_{\text{DD}} \leq 5.5~V,$                                                                                     | 20 MHz < fmck $\leq$ 24 MHz                        | 12/fмск          |                 | _                |                 | —                |                 | -                 |                 | ns   |
| time Note 1                                                                                                                                           |                              | $2.7~V \le Vb \le 4.0~V$                                                                                                    | 8 MHz < fмск ≤ 20 MHz                              | 10/fмск          |                 | _                |                 | _                |                 | —                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | 4 MHz < fмск ≤ 8 MHz                               | 8/fмск           |                 | 16/fмск          |                 | _                |                 | —                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | $fMCK \leq 4 \ MHz$                                | 6/fмск           |                 | 10/fмск          |                 | 10/fмск          |                 | 10/fмск           |                 | ns   |
|                                                                                                                                                       |                              | $2.7~V \leq EV_{\text{DD}}$ < 4.0 V,                                                                                        | 20 MHz < fmck $\leq$ 24 MHz                        | <b>16/f</b> мск  |                 | -                |                 | _                |                 | -                 |                 | ns   |
|                                                                                                                                                       |                              | $2.3~V \leq Vb \leq 2.7~V$                                                                                                  | 16 MHz < fmck $\leq$ 20 MHz                        | 14/fмск          |                 | -                |                 | -                |                 | -                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | 8 MHz < fmck $\leq$ 16 MHz                         | 12/fмск          |                 |                  |                 | _                |                 | -                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | $4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$ | 8/fмск           |                 | 16/fмск          |                 |                  |                 | -                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | $fMCK \leq 4 \ MHz$                                | 6/fмск           |                 | 10/fмск          |                 | 10/fмск          |                 | 10/fмск           |                 | ns   |
|                                                                                                                                                       | $1.8 V \le EV_{DD} < 2.7 V,$ | 20 MHz < fmck $\leq$ 24 MHz                                                                                                 | 36/fмск                                            |                  |                 |                  | _               |                  | -               |                   | ns              |      |
|                                                                                                                                                       |                              | 1.6 V ≤ Vb ≤ 2.0 V<br>Note 2                                                                                                | 16 MHz < fmck $\leq$ 20 MHz                        | 32/fмск          |                 | I                |                 |                  |                 | -                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | 8 MHz < fmck $\leq$ 16 MHz                         | 26/fмск          |                 | I                |                 | I                |                 | -                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | $4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$ | 16/fмск          |                 | 16/fмск          |                 | I                |                 | —                 |                 | ns   |
|                                                                                                                                                       |                              |                                                                                                                             | fмск $\leq$ 4 MHz                                  | 10/fмск          |                 | 10/fмск          |                 | 10/fмск          |                 | 10/fмск           |                 | ns   |
| SCKp high-/<br>low-level                                                                                                                              | tкн2,<br>tкL2                | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7$                                                                                        | $V \leq Vb \leq 4.0 \ V$                           | tксү2/2<br>- 12  |                 | tксү2/2<br>- 50  |                 | tксү2/2<br>- 50  |                 | tксү2/2 -<br>50   |                 | ns   |
| width                                                                                                                                                 |                              | $2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3$                                                              | $V \leq Vb \leq 2.7 \ V$                           | tксү2/2<br>- 18  |                 | tксү2/2<br>- 50  |                 | tксү2/2<br>- 50  |                 | tксү2/2 -<br>50   |                 | ns   |
|                                                                                                                                                       |                              | $1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.6$                                                              | $V \leq Vb \leq 2.0~V$ Note 2                      | tксү2/2<br>- 50  |                 | tксү2/2<br>- 50  |                 | tксү2/2<br>- 50  |                 | tксү2/2 -<br>50   |                 | ns   |
| Slp setup<br>time (to                                                                                                                                 | tsıк2                        | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7$                                                                                        | $V \leq Vb \leq 4.0 \ V$                           | 1/fмск<br>+ 20   |                 | 1/fмск<br>+ 30   |                 | 1/fмск<br>+ 30   |                 | 1/fмск +<br>30    |                 | ns   |
| SCKp↑)<br>Note 3                                                                                                                                      |                              | $2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3$                                                             | $V \leq Vb \leq 2.7 \ V$                           | 1/fмск<br>+ 20   |                 | 1/fмск<br>+ 30   |                 | 1/fмск<br>+ 30   |                 | 1/fмск +<br>30    |                 | ns   |
|                                                                                                                                                       |                              | $1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.6$                                                              | $V \leq Vb \leq 2.0 \ V \ \text{Note 2}$           | 1/fмск<br>+ 30   |                 | 1/fмск<br>+ 30   |                 | 1/fмск<br>+ 30   |                 | 1/fмск +<br>30    |                 | ns   |
| SIp hold<br>time (from<br>SCKp↑)<br>Note 3                                                                                                            | tksi2                        |                                                                                                                             |                                                    | 1/fмск<br>+ 31   |                 | 1/fмск<br>+ 31   |                 | 1/fмск<br>+ 31   |                 | 1/fмск +<br>31    |                 | ns   |
| Delay time<br>from SCKp↓                                                                                                                              | tkso2                        | $\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$             | $V \leq Vb \leq 4.0 \text{ V},$                    |                  | 2/fмск<br>+ 120 |                  | 2/fмск<br>+ 573 |                  | 2/fмск<br>+ 573 |                   | 2/fмск<br>+ 573 | ns   |
| to SOp $\begin{array}{l} \mbox{ output Note 4 } \\ \mbox{ Observed} \\ \mbox{ Observed} \\ \mbox{ C}_b = 30 \mbox{ pF}, \mbox{ R}_b = 2. \end{array}$ |                              | $\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$                | $V \le Vb \le 2.7 V$ ,                             |                  | 2/fмск<br>+ 214 |                  | 2/fмск<br>+ 573 |                  | 2/fмск<br>+ 573 |                   | 2/fмск<br>+ 573 | ns   |
|                                                                                                                                                       |                              | $\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$ | $V \le Vb \le 2.0 V$ Note 2,                       |                  | 2/fмск<br>+ 573 |                  | 2/fмск<br>+ 573 |                  | 2/fмск<br>+ 573 |                   | 2/fмск<br>+ 573 | ns   |

## (TA = -40 to 85°C, 1.8 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(Notes, Caution and Remarks are listed on the next page.)



- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with  $EVDD \ge Vb$ .
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00 to 03), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))





## CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





**Remark** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

<R>

(2/5)

| Items                         | Symbol | Conditions                                                  |                                                            | MIN. | TYP. | MAX.          | Unit |
|-------------------------------|--------|-------------------------------------------------------------|------------------------------------------------------------|------|------|---------------|------|
| Output current, low<br>Note 1 | IOL1   | Per pin for P00, P01, P30 to P33, P40, and P51 to P56       |                                                            |      |      | 8.5<br>Note 2 | mA   |
|                               |        | Total of P00, P01, and P40                                  | $4.0~V \leq EV_{DD} \leq 5.5~V$                            |      |      | -36.0         | mA   |
|                               |        | (When duty $\leq$ 70% <sup>Note 3</sup> )                   | $2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$ |      |      | 15.0          | mA   |
|                               |        |                                                             | $2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$  |      |      | 9.0           | mA   |
|                               |        | Total of P30 to P33, and P51 to P56                         | $4.0~V \leq EV_{DD} \leq 5.5~V$                            |      |      | 40.0          | mA   |
|                               |        | (When duty $\leq$ 70% <sup>Note 3</sup> )                   | $2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}$ |      |      | 35.0          | mA   |
|                               |        |                                                             | $2.4 \text{ V} \le \text{EV}_{\text{DD}} < 2.7 \text{ V}$  |      |      | 20.0          | mA   |
|                               |        | Total of all pins<br>(When duty ≤ 70% <sup>Note 3</sup> )   |                                                            |      |      | 76.0          | mA   |
|                               | IOL2   | Per pin for P20 to P23                                      |                                                            |      |      | 0.4<br>Note 2 | mA   |
|                               |        | Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> ) | $2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$         |      |      | 1.6           | mA   |

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = (10.0 × 0.7)/(80 × 0.01)  $\approx$  8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2/3)

| •              |                   |                                           |                           | , ,                                         |                         |                        |      |      |      | •    |
|----------------|-------------------|-------------------------------------------|---------------------------|---------------------------------------------|-------------------------|------------------------|------|------|------|------|
| Parameter      | Symbol            |                                           |                           | Conditions                                  |                         |                        | MIN. | TYP. | MAX. | Unit |
| Supply current | IDD2              | HALT                                      | HS (high-speed main) mode | fHOCO = 48 MHz Note 3                       | V <sub>DD</sub> = 5.0 V |                        |      | 0.59 | 3.45 | mA   |
| Note 1         | e 1 Note 2 mode   |                                           |                           | fiH = 24 MHz Note 4                         | V <sub>DD</sub> = 3.0 V |                        |      | 0.59 | 3.45 |      |
|                |                   |                                           |                           | fHOCO = 24 MHz Note 3                       | V <sub>DD</sub> = 5.0 V | b = 5.0 V<br>b = 3.0 V |      | 0.41 | 2.85 |      |
|                |                   |                                           |                           | fiH = 16 MHz Note 4                         | V <sub>DD</sub> = 3.0 V |                        |      | 0.41 | 2.85 |      |
|                |                   |                                           |                           | fHOCO = 16 MHz Note 3                       | V <sub>DD</sub> = 5.0 V |                        |      | 0.39 | 2.08 |      |
|                |                   |                                           |                           | fiH = 16 MHz Note 4                         | V <sub>DD</sub> = 3.0 V |                        |      | 0.39 | 2.08 |      |
|                |                   |                                           | HS (high-speed main) mode | f <sub>MX</sub> = 20 MHz Note 3             | V <sub>DD</sub> = 5.0 V | Square wave input      |      | 0.20 | 2.45 | mA   |
|                | Resonator connect | Resonator connection                      |                           | 0.40                                        | 2.57                    |                        |      |      |      |      |
|                |                   | V <sub>DD</sub> = 3.0 V Square wave input | Square wave input         |                                             | 0.20                    | 2.45                   |      |      |      |      |
|                |                   |                                           |                           |                                             |                         | Resonator connection   |      | 0.40 | 2.57 |      |
|                |                   |                                           |                           | f <sub>MX</sub> = 10 MHz Note 3             | V <sub>DD</sub> = 5.0 V | Square wave input      |      | 0.15 | 1.28 |      |
|                |                   |                                           |                           |                                             |                         | Resonator connection   |      | 0.30 | 1.36 |      |
|                |                   |                                           |                           |                                             | V <sub>DD</sub> = 3.0 V | Square wave input      |      | 0.15 | 1.28 |      |
|                |                   |                                           |                           |                                             |                         | Resonator connection   |      | 0.30 | 1.36 |      |
|                |                   |                                           | Subsystem clock operation | fı∟ = 15 kHz, T <sub>A</sub> = -40°C        | Note 5                  |                        |      | 0.48 | 1.22 | μΑ   |
|                |                   |                                           |                           | fiL = 15 kHz, T <sub>A</sub> = +25°C Note 5 |                         |                        |      | 0.55 | 1.22 |      |
|                |                   | fı∟ = 15 kHz, T <sub>A</sub> = +85°0      | Note 5                    |                                             |                         | 0.80                   | 3.30 | 1    |      |      |
|                |                   |                                           |                           | fil = 15 kHz, TA = +105                     | C Note 5                |                        |      | 2.00 | 17.3 | Í    |

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq~$ VDD $\leq~$ 5.5 V, Vss = 0 V)

**Note 1.** Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.

Note 2. When the HALT instruction is executed in the flash memory.

**Note 3.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

Note 4. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.

Note 5. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 2. fill: High-speed on-chip oscillator clock frequency (24 MHz max.)

Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)

Remark 4. fiL: Low-speed on-chip oscillator clock frequency

Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)

Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



## When P20 is used as SO10 pin

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Decemeter                                                    | Sumbol     | Cand                                          | itiana                                                                      | HS (high-speed   | main) Mode   | Unit |
|--------------------------------------------------------------|------------|-----------------------------------------------|-----------------------------------------------------------------------------|------------------|--------------|------|
| Parameter                                                    | Symbol     | Cond                                          | luons                                                                       | MIN.             | MAX.         | Unit |
| SCKp cycle time Note 4                                       | tксү2      | $4.0~V \leq V_{DD} \leq 5.5~V$                | $f_{MCK} > 20 \ MHz$                                                        | 20/fмск          |              | ns   |
|                                                              |            |                                               | fмск $\leq$ 20 MHz                                                          | 18/fмск          |              | ns   |
|                                                              |            | $2.7~V \leq V_{DD} < 4.0~V$                   | VDD < 4.0 V fмск > 16 MHz                                                   |                  |              | ns   |
|                                                              |            |                                               | fмск $\leq$ 16 MHz                                                          | 18/fмск          |              | ns   |
|                                                              |            | $2.4~\text{V} \leq \text{VDD} < 2.7~\text{V}$ |                                                                             | 18/fмск and 1200 |              | ns   |
| SCKp high-/low-level width                                   | tкн2, tкL2 | $4.0~V \leq V_{DD} \leq 5.5~V$                |                                                                             | tĸcy2/2 - 14     |              | ns   |
|                                                              | tкн2, tкL2 | $2.7~V \leq V_{DD} < 4.0~V$                   |                                                                             | tĸcy2/2 - 16     |              | ns   |
|                                                              |            | $2.4~\text{V} \leq \text{VDD} < 2.7~\text{V}$ |                                                                             | tkcy2/2 - 36     |              | ns   |
| SIp setup time (to SCKp↑) <sup>Note 1</sup>                  | tsıĸ2      | $2.7~V \leq V_{DD} \leq 5.5~V$                |                                                                             | 1/fмск + 40      |              | ns   |
|                                                              |            | $2.4~\text{V} \leq \text{VDD} < 2.7~\text{V}$ |                                                                             | 1/fмск + 60      |              | ns   |
| SIp hold time (from SCKp↑) <sup>Note 1</sup>                 | tksi2      |                                               |                                                                             | 1/fмск + 62      |              | ns   |
| Delay time from SCKp $\downarrow$ to SOp output $^{Note\ 2}$ | tkso2      | C = 30 pF Note 3                              | C = 30 pF Note 3 $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ |                  | 2/fмск + 190 | ns   |
|                                                              |            |                                               | $2.4~V \leq V_{DD} < 2.7~V$                                                 |                  | 2/fмск + 250 | ns   |

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 3.** C is the load capacitance of the SOp output lines.

**Note 4.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remark 1.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))



## UART mode connection diagram (during communication at different potential)



## UART mode bit width (during communication at different potential) (reference)



- **Remark 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance, Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3, 5 and 12)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))



## CSI mode connection diagram (during communication at different potential)



**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03))



- **Note 1.** The value must be equal to or less than fMCK/4.
- Note 2. Use it with  $EV_{DD} \ge V_b$ .
- **Note 3.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the N-ch open drain output (EVDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- Remark 2. r: IIC number (r = 00, 01, 10 and 11), g: PIM, POM number (g = 0, 3 and 5)
- Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03)



## (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0 to ANI3, ANI16 to ANI22

## (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, 1.6 V $\leq$ EVDD $\leq$ VDD = 0 V,

## Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4)

| Parameter                           | Symbol | Conditions       | MIN. | TYP. | MAX.        | Unit  |
|-------------------------------------|--------|------------------|------|------|-------------|-------|
| Resolution                          | RES    |                  |      | 8    |             | bit   |
| Conversion time                     | tCONV  |                  | 17   |      | 39          | μs    |
| Zero-scale error Notes 1, 2         | Ezs    |                  |      |      | ±0.60       | % FSR |
| Integral linearity error Note 1     | ILE    |                  |      |      | ±2.0        | LSB   |
| Differential linearity error Note 1 | DLE    | 8-bit resolution |      |      | ±1.0        | LSB   |
| Analog input voltage                | Vain   |                  | 0    |      | VBGR Note 3 | V     |

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error:Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.Integral linearity error:Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.Differential linearity error:Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.



# 3.7 RAM Data Retention Characteristics

| (TA = -40 to +105°C, 2.4 V $\leq$ EVD | $D \leq VDD \leq 5.5 V, Vss = 0 V$ |
|---------------------------------------|------------------------------------|
|---------------------------------------|------------------------------------|



# 3.8 Flash Memory Programming Characteristics

| Parameter                                      | Symbol | Conditio              | MIN.      | TYP.    | MAX.      | Unit |       |
|------------------------------------------------|--------|-----------------------|-----------|---------|-----------|------|-------|
| System clock frequency                         | fclk   |                       |           | 1       |           | 24   | MHz   |
| Number of code flash rewrites<br>Notes 1, 2, 3 | Cerwr  | Retained for 20 years | TA = 85°C | 1,000   |           |      | Times |
| Number of data flash rewrites                  |        | Retained for 1 year   | TA = 25°C |         | 1,000,000 |      |       |
| Notes 1, 2, 3                                  |        | Retained for 5 years  | TA = 85°C | 100,000 |           |      |       |
|                                                |        | Retained for 20 years | TA = 85°C | 10,000  |           |      |       |

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self-programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.



## 4.5 25-pin products

R5F1058AGLA, R5F1058AALA

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-WFLGA25-3x3-0.50 | PWLG0025KA-A | P25FC-50-2N2-2 | 0.01            |



© 2012 Renesas Electronics Corporation. All rights reserved.



#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
  - "Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: industrial robots: etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document

Refer to "http://www.renesas.com/" for the latest and detailed information.

- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics. 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.4.0-1 November 2017)

http://www.renesas.com



#### SALES OFFICES

Renesas Electronics America Inc.

**Renesas Electronics Corporation** 

1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tel: +1-408-432-8888, Fax: +1-408-434-5351 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 **Renesas Electronics Europe GmbH** Arcadiastrasse 10, 40472 Düsseldorf, Germar Tel: +49-211-6503-0, Fax: +49-211-6503-132

Renesas Electronics (China) Co., Ltd. Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Unit 1601-1611, 16/F., Tower 2, Grand Cent Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600. Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338