



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	17
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1056agsp-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1056agsp-50</a>

<R>	<p>Timers</p> <ul style="list-style-type: none"> <li>● 16-bit timer (TAU): 4 channels</li> <li>● TKB: 1 channel</li> <li>● 12-bit interval timer: 1 channel</li> <li>● 8-bit interval timer: 2 channels</li> <li>● Watchdog timer: 1 channel</li> </ul> <p>A/D converter</p> <ul style="list-style-type: none"> <li>● 8/10-bit resolution A/D converter (<math>V_{DD} = 1.6</math> to <math>5.5</math> V)</li> <li>● Analog input: 10 to 11 channels</li> <li>● Internal reference voltage (1.45 V) and temperature sensor</li> </ul> <p>D/A converter</p> <ul style="list-style-type: none"> <li>● 8/10-bit resolution D/A converter (<math>V_{DD} = 1.6</math> to <math>5.5</math> V)</li> <li>● Analog input: 2 channels (channel 1: output to the ANO1 pin, channel 0: output to the comparator)</li> <li>● Output voltage: 0 V to <math>V_{DD}</math></li> <li>● Real-time output function</li> </ul> <p>Comparator</p> <ul style="list-style-type: none"> <li>● 2 channels</li> <li>● Operating modes: Comparator high-speed mode, comparator low-speed mode, window mode</li> </ul>	<p>PGA</p> <ul style="list-style-type: none"> <li>● 1 channels</li> </ul> <p>I/O ports</p> <ul style="list-style-type: none"> <li>● I/O port: 17 to 21 (N-ch open drain I/O [<math>V_{DD}</math> withstand voltage<sup>Note 1</sup>/<math>EV_{DD}</math> withstand voltage<sup>Note 2</sup>]: 10 to 14)</li> <li>● Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor</li> <li>● Different potential interface: Can connect to a 1.8/2.5/3.0 V device</li> <li>● On-chip key interrupt function</li> <li>● On-chip clock output/buzzer output controller</li> </ul> <p>Others</p> <ul style="list-style-type: none"> <li>● On-chip BCD (binary-coded decimal) correction circuit</li> <li>● On-chip data operation circuit</li> </ul> <p><b>Note 1.</b> 16, 20, 24-pin products</p> <p><b>Note 2.</b> 25-pin products</p> <p><b>Remark</b> The functions mounted depend on the product. See <b>1.6 Outline of Functions</b>.</p>
	○ ROM, RAM capacities	

Flash ROM	Data flash	RAM	RL78/G11				
			10 pins	16 pins	20 pins	24 pins	25 pins
16 KB	2 KB	1.5 KB	R5F1051A	R5F1054A	R5F1056A	R5F1057A	R5F1058A


**Remark** The flash library uses RAM in self-programming and rewriting of the data flash memory. The target products and start address of the RAM areas used by the flash library are shown below.

R5F105xA (x = 1, 4, 6, 7, 8): Start address FF900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

### 1.3.5 25-pin products

- 25-pin plastic WFLGA (3 × 3 mm, 0.5 mm pitch)



	A	B	C	D	E	
5	P40/TOOL0/TO03/(PC LBUZ0)/SCK10/SCL10/VCOU0/VCOU1/INTFO/(SCLA1)	P125/RESET/INTP9	P01/ANI16/INTP5/SO10/TxD1	P20/ANI0/AVREFP/IVREF1/(SO10/TxD1)	P21/ANI1/AVREFM/IVREF0	5
4	P122/X2/EXCLK/(SI10/RxD1)/(TI02)/INTP1	P137/INTP0/SSI00/(TI03)	P00/ANI17/PCLBUZ1/TI03/(VCOU1)/SI10/RxD1/SDA10/(SDAA1)	P22/ANI2/PGAI/IVCM P0	P23/ANI3/ANO1/PGAGND	4
3	P121/X1/(TI01)/INTP2/(SI01)	VDD	EVDD	P33/ANI18/IVCMP1/(INTP11)/(SCLA1)	P32/ANI19/SO11/(INTP10)/(VCOU1)/(SDAA1)	3
2	REGC	VSS	P30/ANI21/KR1/TI00/TO01/INTP3/SCK11/SCL11/(TxD0)/PCLBUZ0/TKBO1/(SDAA0)	P31/ANI20/KR0/TI01/TO00/INTP4/TKBO0/(RxD0)/SI11/SDA11/(SCLA0)	P56/ANI22/KR2/SCK00/SCL00/(SO11)/INTP10/(TO03)/(INTFO)/SCLA1	2
1	P51/KR7/INTP8/(TI02)/(TO02)/SCK01/SCL01/(TxD0)	P52/KR6/INTP7/SI01/SDA01/(RxD0)/(SDAA0)	P53/KR5/INTP6/SO01/SDAA0	P54/KR4/SO00/TxD0/TOOLTxD/(TI03)/(TO03)/SCLA0	P55/KR3/SI00/RxD0/SDA00/TOOLRXD/TI02/TO02/INTP11/(VCOU0)/SDAA1	1
	A	B	C	D	E	

**Caution** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3).

## 2.3 DC Characteristics

### 2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V ≤ EVDD = VDD ≤ 5.5 V, VSS = 0 V)

(1/5)

<R>

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high Note 1	IOH1	Per pin for P00, P01, P30 to P33, P40, and P51 to P56			-10.0 Note 2	mA
		Total of P00, P01, and P40 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD ≤ 5.5 V		-42.0	mA
			2.7 V ≤ EVDD < 4.0 V		-10.0	mA
			1.8 V ≤ EVDD < 2.7 V		-5.0	mA
			1.6 V ≤ EVDD < 1.8 V		-2.5	mA
		Total of P30 to P33, and P51 to P56 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD ≤ 5.5 V		-80.0	mA
			2.7 V ≤ EVDD < 4.0 V		-19.0	mA
			1.8 V ≤ EVDD < 2.7 V		-10.0	mA
			1.6 V ≤ EVDD < 1.8 V		-5.0	mA
		Total of all pins (When duty ≤ 70% Note 3)			-122.0	mA
	IOH2	Per pin for P20 to P23			-0.1 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	1.6 V ≤ VDD ≤ 5.5 V		-0.4	mA

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

**Note 2.** Do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)

<Example> Where n = 80% and IOH = -10.0 mA

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

(3/5)

&lt;R&gt;

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00, P01, P30 to P33, P40, and P51 to P56	Normal mode	0.8 EVDD		EVDD	V
	VIH2	P00, P30 to P32, P40, P51 to P56	TTL mode 4.0 V ≤ EVDD ≤ 5.5 V	2.2		EVDD	V
			TTL mode 3.3 V ≤ EVDD < 4.0 V	2.0		EVDD	V
			TTL mode 1.6 V ≤ EVDD < 3.3 V	1.5		EVDD	V
	VIH3	P20 to P23 (digital input)		0.7 VDD		VDD	V
	VIH4	P121, P122, P125, P137, EXCLK, RESET		0.8 VDD		VDD	V
Input voltage, low	VIL1	P00, P01, P30 to P33, P40, and P51 to P56	Normal mode	0		0.2 EVDD	V
	VIL2	P00, P30 to P32, P40, P51 to P56	TTL mode 4.0 V ≤ EVDD ≤ 5.5 V	0		0.8	V
			TTL mode 3.3 V ≤ EVDD < 4.0 V	0		0.5	V
			TTL mode 1.6 V ≤ EVDD < 3.3 V	0		0.32	V
	VIL3	P20 to P23 (digital input)		0		0.3 VDD	V
	VIL4	P121, P122, P125, P137, EXCLK, RESET		0		0.2 VDD	V

**Caution** The maximum value of VIH of pins P00, P01, P20, P30 to P33, P40 and P51 to P56 is VDD or EVDD, even in the N-ch open-drain mode.

(P20: VDD

P00, P01, P30 to P33, P40, P51 to P56: EVDD)

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

(3/4)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode	fHOCO = 48 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.59	2.43	mA	
				fIH = 24 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.59	2.43		
				fHOCO = 24 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.41	1.83		
				fIH = 24 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.41	1.83		
				fHOCO = 16 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.39	1.38		
				fIH = 16 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.39	1.38		
			LS (low-speed main) mode (MCSEL = 0)	fIH = 8 MHz <sup>Note 4</sup>	VDD = 3.0 V		250	710	μA	
					VDD = 2.0 V		250	710		
			LS (low-speed main) mode (MCSEL = 1)	fIH = 4 MHz <sup>Note 4</sup>	VDD = 3.0 V		204	400	μA	
					VDD = 2.0 V		204	400		
				fIM = 4 MHz <sup>Note 6</sup>	VDD = 3.0 V		43	250		
					VDD = 2.0 V		43	250		
			LV (low-voltage main) mode	fIH = 4 MHz <sup>Note 4</sup>	VDD = 3.0 V		450	700	mA	
					VDD = 2.0 V		450	700		
			LP (low-power main) mode (MCSEL = 1)	fIH = 1 MHz <sup>Note 4</sup>	VDD = 3.0 V		192	400	μA	
					VDD = 2.0 V		192	400		
				fIM = 1 MHz <sup>Note 6</sup>	VDD = 3.0 V		28	100		
					VDD = 2.0 V		28	100		
		HS (high-speed main) mode	fMX = 20 MHz <sup>Note 3</sup>	VDD = 5.0 V	Square wave input		0.20	1.55	mA	
					Resonator connection		0.40	1.74		
				VDD = 3.0 V	Square wave input		0.20	1.55		
					Resonator connection		0.40	1.74		
				fMX = 10 MHz <sup>Note 3</sup>	VDD = 5.0 V	Square wave input		0.15		0.86
						Resonator connection		0.30		0.93
					VDD = 3.0 V	Square wave input		0.15		0.86
						Resonator connection		0.30		0.93
			LS (low-speed main) mode (MCSEL = 0)	fMX = 8 MHz <sup>Note 3</sup>	VDD = 3.0 V	Square wave input		68	550	μA
						Resonator connection		125	590	
		fMX = 8 MHz <sup>Note 3</sup>		VDD = 2.0 V	Square wave input		68	550		
					Resonator connection		125	590		
		LS (low-speed main) mode (MCSEL = 1)	fMX = 4 MHz <sup>Note 3</sup>	VDD = 3.0 V	Square wave input		23	128	μA	
					Resonator connection		65	200		
			fMX = 1 MHz <sup>Note 3</sup>	VDD = 2.0 V	Square wave input		23	128		
					Resonator connection		65	200		
		LP (low-power main) mode (MCSEL = 1)	fMX = 4 MHz <sup>Note 3</sup>	VDD = 3.0 V	Square wave input		10	64	μA	
					Resonator connection		59	150		
			fMX = 1 MHz <sup>Note 3</sup>	VDD = 2.0 V	Square wave input		10	64		
					Resonator connection		59	150		
		Subsystem clock operation	fIL = 15 kHz, TA = -40°C <sup>Note 5</sup>			0.48	1.22	μA		
			fIL = 15 kHz, TA = +25°C <sup>Note 5</sup>			0.55	1.22			
			fIL = 15 kHz, TA = +85°C <sup>Note 5</sup>			0.80	3.30			

(Notes and Remarks are listed on the next page.)

## Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	IFIL Note 1				0.20		μA
12-bit interval timer operating current	ITMKA Notes 1, 3, 4	fIL = 15 kHz fMAIN stopped (per unit)			0.02		μA
8-bit interval timer operating current Notes 1, 9	ITMT	fIL = 15 kHz fMAIN stopped (per unit)	8-bit counter mode × 2-channel operation		0.04		μA
			16-bit counter mode operation		0.03		μA
Watchdog timer operating current	IWD <sub>T</sub> Notes 1, 3, 5	fIL = 15 kHz fMAIN stopped (per unit)			0.22		μA
A/D converter operating current	IADC Notes 1, 6	During maximum-speed conversion	Normal mode, AVREFP = VDD = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
Internal reference voltage (1.45 V) current Notes 1, 10	IADREF				85.0		μA
Temperature sensor operating current	ITMPS Note 1				85.0		μA
D/A converter operating current	IDAC Note 1	Per channel				1.5	mA
PGA operating current	IPGA Notes 1, 2				480	700	μA
Comparator operating current	ICMP Note 8	VDD = 5.0 V, Regulator output voltage = 2.1 V	Comparator high-speed mode Window mode		12.5		μA
			Comparator low-speed mode Window mode		3.0		
			Comparator high-speed mode Standard mode		6.5		
			Comparator low-speed mode Standard mode		1.9		
		VDD = 5.0 V, Regulator output voltage = 1.8 V	Comparator high-speed mode Window mode		8.0		
			Comparator low-speed mode Window mode		2.2		
			Comparator high-speed mode Standard mode		4.0		
			Comparator low-speed mode Standard mode		1.3		
LVD operating current	ILVD Notes 1, 7				0.10		μA
Self-programming operating current	IFSP Notes 1, 12				2.0	12.20	mA
BGO current	IBGO Notes 1, 11				2.0	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation fIH = 24 MHz, AVREFP = VDD = 3.0 V	Mode transition Note 13		0.50	0.60	mA
			The A/D conversion operations are performed		1.20	1.44	mA
		CSI/UART operation fIH = 24 MHz			0.70	0.84	mA
	ISNOZM Note 1	ADC operation fIM = 4 MHz, AVREFP = VDD = 3.0 V	Mode transition Note 13		0.05	0.08	mA
			The A/D conversion operations are performed		0.67	0.78	mA
		CSI operation, fIM = 4 MHz			0.06	0.08	mA

(Notes and Remarks are listed on the next page.)

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LP (Low-power main) mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Delay time from SCKp↓ to SOp output Note 1	tkSO2	C = 30 pF Note 2	2.7 V ≤ EVDD ≤ 5.5 V	2/fMCK + 44		2/fMCK + 110		2/fMCK + 110		2/fMCK + 110	ns
			2.4 V ≤ EVDD ≤ 5.5 V	2/fMCK + 75							
			1.8 V ≤ EVDD ≤ 5.5 V	2/fMCK + 110							
			1.7 V ≤ EVDD ≤ 5.5 V	2/fMCK + 220		2/fMCK + 220		2/fMCK + 220		2/fMCK + 220	
			1.6 V ≤ EVDD ≤ 5.5 V								
SSI00 setup time	tssik	DAPmn = 0	2.7 V ≤ EVDD ≤ 5.5 V	120		120		120		120	ns
			1.8 V ≤ EVDD < 2.7 V	200		200		200		200	
			1.7 V ≤ EVDD < 1.8 V	400		400		400		400	
			1.6 V ≤ EVDD < 1.7 V	—							
		DAPmn = 1	2.7 V ≤ EVDD ≤ 5.5 V	1/fMCK + 120		1/fMCK + 120		1/fMCK + 120		1/fMCK + 120	ns
			1.8 V ≤ EVDD < 2.7 V	1/fMCK + 200		1/fMCK + 200		1/fMCK + 200		1/fMCK + 200	
			1.7 V ≤ EVDD < 1.8 V	1/fMCK + 400		1/fMCK + 400		1/fMCK + 400		1/fMCK + 400	
			1.6 V ≤ EVDD < 1.7 V	—							
SSI00 hold time	tkssi	DAPmn = 0	2.7 V ≤ EVDD ≤ 5.5 V	1/fMCK + 120		1/fMCK + 120		1/fMCK + 120		1/fMCK + 120	ns
			1.8 V ≤ EVDD < 2.7 V	1/fMCK + 200		1/fMCK + 200		1/fMCK + 200		1/fMCK + 200	
			1.7 V ≤ EVDD < 1.8 V	1/fMCK + 400		1/fMCK + 400		1/fMCK + 400		1/fMCK + 400	
			1.6 V ≤ EVDD < 1.7 V	—							
		DAPmn = 1	2.7 V ≤ EVDD ≤ 5.5 V	120		120		120		120	ns
			1.8 V ≤ EVDD < 2.7 V	200		200		200		200	
			1.7 V ≤ EVDD < 1.8 V	400		400		400		400	
			1.6 V ≤ EVDD < 1.7 V	—							

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 2.** C is the load capacitance of the SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

**Remark 2.** fMCK: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

**(8) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output)****(TA = -40 to +85°C, 1.8 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)****(1/2)**

Parameter	Sym bol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LP (Low-power main) mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	tkCY1 ≥ 4/fCLK	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	300		1150		1150		1150		ns
			2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	500								ns
			1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V <small>Note</small> , Cb = 30 pF, Rb = 5.5 kΩ	1150								ns
SCKp high- level width	tkH1	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 - 75		tkCY1/2 - 75		tkCY1/2 - 75		tkCY1/2 - 75		ns	
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 170		tkCY1/2 - 170		tkCY1/2 - 170		tkCY1/2 - 170		ns	
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V <small>Note</small> , Cb = 30 pF, Rb = 5.5 kΩ	tkCY1/2 - 458		tkCY1/2 - 458		tkCY1/2 - 458		tkCY1/2 - 458		ns	
SCKp low-level width	tkL1	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 - 12		tkCY1/2 - 50		tkCY1/2 - 50		tkCY1/2 - 50		ns	
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 18									
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V <small>Note</small> , Cb = 30 pF, Rb = 5.5 kΩ	tkCY1/2 - 50								ns	

**Note** Use it with EVDD ≥ Vb.

**Caution** Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

## (2) LVD Detection Voltage of Interrupt &amp; Reset Mode

(TA = -40 to +85°C, VPDR ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	VLVDA0	VPOC0, VPOC1, VPOC2 = 0, 0, 0, falling reset voltage		1.60	1.63	1.66	V
	VLVDA1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
			Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
			Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC0, VPOC1, VPOC2 = 0, 0, 1, falling reset voltage		1.80	1.84	1.87	V
	VLVDB1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
			Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
			Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
			Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC0, VPOC1, VPOC2 = 0, 1, 0, falling reset voltage		2.40	2.45	2.50	V
	VLVDC1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
			Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
			Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
			Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC0, VPOC1, VPOC2 = 0, 1, 1, falling reset voltage		2.70	2.75	2.81	V
	VLVDD1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
			Falling interrupt voltage	3.90	3.98	4.06	V

## 2.6.8 Power supply voltage rising slope characteristics

(TA = -40 to +85°C, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.

### 3.1 Absolute Maximum Ratings

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub> , EV <sub>DD</sub>	V <sub>DD</sub> ≤ EV <sub>DD</sub>	-0.5 to + 6.5	V
	AV <sub>REFP</sub>		0.3 to V <sub>DD</sub> + 0.3 Note 2	V
	AV <sub>REFM</sub>		-0.3 to V <sub>DD</sub> + 0.3 Note 2 and AV <sub>REFM</sub> ≤ AV <sub>REFP</sub>	V
REGC pin input voltage	V <sub>I</sub> REGC	REGC	-0.3 to + 2.8 and -0.3 to V <sub>DD</sub> + 0.3 Note 1	V
Input voltage	V <sub>I1</sub>	P00, P01, P30 to P33, P40, and P51 to P56	-0.3 to EV <sub>DD</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 Note 2	V
	V <sub>I2</sub>	P20 to P23, P121, P122, P125, P137, EXCLK, RESET	-0.3 to V <sub>DD</sub> + 0.3 Note 2	V
Output voltage	V <sub>O1</sub>	P00, P01, P30 to P33, P40, and P51 to P56	-0.3 to EV <sub>DD</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 Note 2	V
	V <sub>O2</sub>	P20 to P23	-0.3 to V <sub>DD</sub> + 0.3 Note 2	V
Analog input voltage	V <sub>AI1</sub>	ANI16 to ANI22	-0.3 to EV <sub>DD</sub> + 0.3 and -0.3 to AV <sub>REF</sub> (+) + 0.3 Notes 2, 3	V
	V <sub>AI2</sub>	ANI0 to ANI3	-0.3 to V <sub>DD</sub> + 0.3 and -0.3 to AV <sub>REF</sub> (+) + 0.3 Notes 2, 3	V

**Note 1.** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

**Note 2.** Must be 6.5 V or lower.

**Note 3.** Do not exceed AV<sub>REF</sub> (+) + 0.3 V in case of A/D conversion target pin.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Remark 2.** AV<sub>REF</sub> (+): + side reference voltage of the A/D converter.

**Remark 3.** V<sub>SS</sub>: Reference voltage

(TA = -40 to +105°C, 2.4 V ≤ EVDD = VDD ≤ 5.5 V, VSS = 0 V)


(4/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00, P01, P30 to P33, P40, and P51 to P56 4.0 V ≤ EVDD ≤ 5.5 V, IOH = -3.0 mA	EVDD - 0.7			V
			2.7 V ≤ EVDD ≤ 5.5 V, IOH = -2.0 mA	EVDD - 0.6		V
			2.4 V ≤ EVDD ≤ 5.5 V IOH = -1.5 mA	EVDD - 0.5		V
	VOH2	P20 to P23 2.4 V ≤ VDD ≤ 5.5 V, IOH = -100 μA	VDD - 0.5			V
Output voltage, low	VOL1	P00, P01, P30 to P33, P40, and P51 to P56 4.0 V ≤ EVDD ≤ 5.5 V, IOL = 8.5 mA			0.7	V
			2.7 V ≤ EVDD ≤ 5.5 V, IOL = 3.0 mA		0.6	V
			2.7 V ≤ EVDD ≤ 5.5 V, IOL = 1.5 mA		0.4	V
			2.4 V ≤ EVDD ≤ 5.5 V, IOL = 0.6 mA		0.4	V
	VOL2	P20 to P23 2.4 V ≤ VDD ≤ 5.5 V, IOL = 400 μA			0.4	V


**Caution** P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



## AC Timing Test Points




## External System Clock Timing





## TI/TO Timing




## Interrupt Request Input Timing




## Key Interrupt Input Timing

 $\overline{\text{RESET}}$  Input Timing

**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.)**



**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.)**



**Remark 1.** p: CSI number (p = 00, 01, 10 and 11)

**Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03)

## (7) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>	tkCY2	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	20 MHz < fMCK ≤ 24 MHz	24/fMCK	ns
			8 MHz < fMCK ≤ 20 MHz	20/fMCK	ns
			4 MHz < fMCK ≤ 8 MHz	16/fMCK	ns
			fMCK ≤ 4 MHz	12/fMCK	ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	20 MHz < fMCK ≤ 24 MHz	32/fMCK	ns
			16 MHz < fMCK ≤ 20 MHz	28/fMCK	ns
			8 MHz < fMCK ≤ 16 MHz	24/fMCK	ns
			4 MHz < fMCK ≤ 8 MHz	16/fMCK	ns
			fMCK ≤ 4 MHz	12/fMCK	ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V <sup>Note 2</sup>	20 MHz < fMCK ≤ 24 MHz	72/fMCK	ns
			16 MHz < fMCK ≤ 20 MHz	64/fMCK	ns
			8 MHz < fMCK ≤ 16 MHz	52/fMCK	ns
			4 MHz < fMCK ≤ 8 MHz	32/fMCK	ns
			fMCK ≤ 4 MHz	20/fMCK	ns
SCKp high-/low-level width	tkH2, tkL2	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	tkCY2/2 - 24		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	tkCY2/2 - 36		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V <sup>Note 2</sup>	tkCY2/2 - 100		ns
Slp setup time (to SCKp↑) <sup>Note 3</sup>	tsIK2	2.7 V ≤ EVDD ≤ 5.5 V, 2.3 V ≤ Vb ≤ 4.0 V	1/fMCK + 40		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V <sup>Note 2</sup>	1/fMCK + 60		ns
Slp hold time (from SCKp↑) <sup>Note 4</sup>	tkSI2		1/fMCK + 62		ns
Delay time from SCKp↓ to SOP output <sup>Note 5</sup>	tkSO2	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V Cb = 30 pF, Rb = 1.4 kΩ		2/fMCK + 240	ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V Cb = 30 pF, Rb = 2.7 kΩ		2/fMCK + 428	ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V <sup>Note 2</sup> Cb = 30 pF, Rb = 5.5 kΩ		2/fMCK + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCLr clock frequency	f <sub>SCL</sub>	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ		400 Note 1	kHz
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ		400 Note 1	kHz
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ		100 Note 1	kHz
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ		100 Note 1	kHz
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ		100 Note 1	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	1200		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	1200		ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	4600		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	4600		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	4650		ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	620		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	500		ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	2700		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	2400		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	1830		ns
Data setup time (reception)	t <sub>SU-DAT</sub>	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	1/f <sub>MCK</sub> + 340 Note 3		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	1/f <sub>MCK</sub> + 340 Note 3		ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	1/f <sub>MCK</sub> + 760 Note 3		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	1/f <sub>MCK</sub> + 760 Note 3		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	1/f <sub>MCK</sub> + 570 Note 3		ns
Data hold time (transmission)	t <sub>HD-DAT</sub>	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	0	770	ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	0	770	ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	0	1420	ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	0	1420	ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	0	1215	ns

### 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tAMP	2.4 V ≤ VDD ≤ 3.6 V	5			μs

### 3.6.3 D/A converter characteristics

(TA = -40 to +105°C, 2.4 V ≤ EVSS ≤ VDD ≤ 5.5 V, VSS = 0 V)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 MΩ	2.4 V ≤ VDD ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ	2.4 V ≤ VDD ≤ 5.5 V			±2.5	LSB
Settling time	tSET	Cload = 20 pF	2.7 V ≤ VDD ≤ 5.5 V			3	μs
			2.4 V ≤ VDD < 2.7 V			6	μs

### 3.7 RAM Data Retention Characteristics

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		1.44 Note		5.5	V

**Note** The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



### 3.8 Flash Memory Programming Characteristics

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
System clock frequency	fCLK			1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	C <sub>erwr</sub>	Retained for 20 years	T <sub>A</sub> = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year	T <sub>A</sub> = 25°C		1,000,000		
		Retained for 5 years	T <sub>A</sub> = 85°C	100,000			
		Retained for 20 years	T <sub>A</sub> = 85°C	10,000			

**Note 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

**Note 2.** When using flash memory programmer and Renesas Electronics self-programming library


**Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

## 4. PACKAGE DRAWINGS

### 4.1 10-pin products

R5F1051AGSP, R5F1051AASP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP10-4.4x3.6-0.65	PLSP0010JA-A	P10MA-65-CAC-2	0.05



#### NOTE


Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

#### 4.4 24-pin products

R5F1057AGNA, R5F1057AANA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04



©2013 Renesas Electronics Corporation. All rights reserved.