

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	17
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1056agsp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Timers

<R>

<R>

● 16-bit timer (TAU): 4 channels

■ TKB: 1 channel

12-bit interval timer: 1 channel8-bit interval timer: 2 channels

Watchdog timer: 1 channel

A/D converter

8/10-bit resolution A/D converter (VDD = 1.6 to 5.5 V)

Analog input: 10 to 11 channels

 Internal reference voltage (1.45 V) and temperature sensor

D/A converter

8/10-bit resolution D/A converter (VDD = 1.6 to 5.5 V)

 Analog input: 2 channels (channel 1: output to the ANO1 pin, channel 0: output to the comparator)

Output voltage: 0 V to VDD

Real-time output function

Comparator

2 channels

 Operating modes: Comparator high-speed mode, comparator low-speed mode, window mode

PGA

1 channels

I/O ports

 I/O port: 17 to 21 (N-ch open drain I/O [VDD withstand voltage^{Note 1}/EVDD withstand voltage^{Note 2}]: 10 to 14)

 Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor

 Different potential interface: Can connect to a 1.8/2.5/3.0 V device

On-chip key interrupt function

 On-chip clock output/buzzer output controller Others

On-chip BCD (binary-coded decimal) correction circuit

On-chip data operation circuit

Note 1. 16, 20, 24-pin products

Note 2. 25-pin products

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.

O ROM, RAM capacities

Flash	I I RAN		RL78/G11								
ROM	flash	IXAIVI	10 pins	16 pins	20 pins	24 pins	25 pins				
16 KB	2 KB	1.5 KB	R5F1051A	R5F1054A	R5F1056A	R5F1057A	R5F1058A				

Remark The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.


R5F105xA (x = 1, 4, 6, 7, 8): Start address FF900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family** (R20UT2944).

RL78/G11 1. OUTLINE

1.3.5 **25-pin products**

• 25-pin plastic WFLGA (3 \times 3 mm, 0.5 mm pitch)



	Α	В	С	D	E	
5	P40/TOOL0/TO03/(PC LBUZ0)/SCK10/SCL10 /VCOUT0/VCOUT1/IN TFO/(SCLA1)	P125/RESET/INTP9	P01/ANI16/INTP5/SO1 0/TxD1	P20/ANI0/AVREFP/IV REF1/(SO10/TxD1)	P21/ANI1/AVREFM/IV REF0	5
4	P122/X2/EXCLK/(SI10 /RxD1)/(TI02)/INTP1	P137/INTP0/SSI00/(TI 03)	P00/ANI17/PCLBUZ1/ TI03/(VCOUT1)/SI10/ RxD1/SDA10/(SDAA1)	P22/ANI2/PGAI/IVCM P0	P23/ANI3/ANO1/PGA GND	4
3	P121/X1/(TI01)/INTP2/ (SI01)	VDD	EVDD	P33/ANI18/IVCMP1/(I NTP11)/(SCLA1)	P32/ANI19/SO11/(INT P10)/(VCOUT1)/(SDA A1)	3
2	REGC	Vss	P30/ANI21/KR1/TI00/T O01/INTP3/SCK11/SC L11/(TxD0)/PCLBUZ0/ TKBO1/(SDAA0)	P31/ANI20/KR0/TI01/T O00/INTP4/TKBO0/(R xD0)/SI11/SDA11/(SC LA0)	P56/ANI22/KR2/SCK0 0/SCL00/(SO11)/INTP 10/(TO03)/(INTFO)/SC LA1	2
1	P51/KR7/INTP8/(TI02) /(TO02)/SCK01/SCL01 /(TxD0)	P52/KR6/INTP7/SI01/ SDA01/(RxD0)/(SDAA 0)	P53/KR5/INTP6/SO01/ SDAA0	P54/KR4/SO00/TxD0/ TOOLTXD/(TI03)/(TO0 3)/SCLA0	P55/KR3/SI00/RxD0/S DA00/TOOLRXD/TI02/ TO02/INTP11/(VCOUT 0)/SDAA1	1
	A	В	С	D	E	•

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3).

<R>

2.3 DC Characteristics

2.3.1 Pin characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00, P01, P30 to P33, P40, and P51 to P56				-10.0 Note 2	mA
		Total of P00, P01, and P40	$4.0~V \leq EV_{DD} \leq 5.5~V$			-42.0	mA
		(When duty ≤ 70% Note 3)	2.7 V ≤ EV _{DD} < 4.0 V			-10.0	mA
			1.8 V ≤ EV _{DD} < 2.7 V			-5.0	mA
			1.6 V ≤ EV _{DD} < 1.8 V			-2.5	mA
		Total of P30 to P33, and P51 to P56	$4.0~V \leq EV_{DD} \leq 5.5~V$			-80.0	mA
		(When duty ≤ 70% Note 3)	2.7 V ≤ EV _{DD} < 4.0 V			-19.0	mA
			1.8 V ≤ EV _{DD} < 2.7 V			-10.0	mA
			1.6 V ≤ EV _{DD} < 1.8 V			-5.0	mA
		Total of all pins $(\text{When duty} \leq 70\% \text{ Note 3})$				-122.0	mA
	Іон2	Per pin for P20 to P23				-0.1 Note 2	mA
		Total of all pins (When duty $\leq 70\%$ Note 3)	$1.6 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$			-0.4	mA

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.
- Note 2. Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01) <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



<R>

(TA = -40 to +85°C, 1.6 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

(3/5)

Items	Symbol	Conditions	3	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00, P01, P30 to P33, P40, and P51 to P56	Normal mode	0.8 EVDD		EVDD	V
	VIH2	P00, P30 to P32, P40, P51 to P56	TTL mode $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$	2.2		EVDD	V
			TTL mode 3.3 V ≤ EV _{DD} < 4.0 V	2.0		EVDD	V
			TTL mode 1.6 V ≤ EV _{DD} < 3.3 V	1.5		EVDD	V
	VIH3	P20 to P23 (digital input)	-	0.7 Vdd		VDD	V
	VIH4	P121, P122, P125, P137, EXCL	K, RESET	0.8 VDD		Vdd	V
Input voltage, low	VIL1	P00, P01, P30 to P33, P40, and Normal mode P51 to P56		0		0.2 EVDD	٧
	VIL2	P00, P30 to P32, P40, P51 to P56	TTL mode $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$	0		0.8	V
			TTL mode 3.3 V ≤ EV _{DD} < 4.0 V	0		0.5	V
			TTL mode 1.6 V ≤ EV _{DD} < 3.3 V	0		0.32	V
	VIH3	P20 to P23 (digital input)		0		0.3 VDD	V
	VIH4	P121, P122, P125, P137, EXCL	K, RESET	0		0.2 Vdd	٧

Caution The maximum value of VIH of pins P00, P01, P20, P30 to P33, P40 and P51 to P56 is VDD or EVDD, even in the N-ch open-drain mode.

(P20: VDD

P00, P01, P30 to P33, P40, P51 to P56: EVDD)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.6 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

(3/4)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current	I _{DD2}	HALT	HS (high-speed main) mode	fHOCO = 48 MHzNote 4	$V_{DD} = 5.0 \text{ V}$			0.59	2.43	mA
Note 1	Note 2	mode		f _{IH} = 24 MHz Note 4	$V_{DD} = 3.0 \text{ V}$			0.59	2.43	
				fHOCO = 24 MHzNote 4	V _{DD} = 5.0 V			0.41	1.83	
				f _{IH} = 24 MHz Note 4	V _{DD} = 3.0 V			0.41	1.83	
				fHOCO = 16 MHzNote 4	V _{DD} = 5.0 V			0.39	1.38	
				fin = 16 MHz Note 4,	V _{DD} = 3.0 V			0.39	1.38	
			LS (low-speed main) mode	f _{IH} = 8 MHz Note 4	V _{DD} = 3.0 V			250	710	μА
			(MCSEL = 0)		$V_{DD} = 2.0 \text{ V}$			250	710	
			LS (low-speed main) mode	f _{IH} = 4 MHz Note 4	V _{DD} = 3.0 V			204	400	μА
			(MCSEL = 1)		$V_{DD} = 2.0 \text{ V}$			204	400	
				f _{IM} = 4 MHz Note 6	V _{DD} = 3.0 V			43	250	
					V _{DD} = 2.0 V			43	250	
			LV (low-voltage main) mode	f _{IH} = 4 MHz Note 4	V _{DD} = 3.0 V			450	700	mA
					$V_{DD} = 2.0 \text{ V}$			450	700	
			LP (low-power main) mode	f _{IH} = 1 MHz Note 4	V _{DD} = 3.0 V			192	400	μА
			(MCSEL = 1)		$V_{DD} = 2.0 \text{ V}$			192	400	
				f _{IM} = 1 MHz Note 6	V _{DD} = 3.0 V			28	100	
					$V_{DD} = 2.0 \text{ V}$			28	100	
			HS (high-speed main) mode	f _{MX} = 20 MHz Note 3	$V_{DD} = 5.0 \text{ V}$	Square wave input		0.20	1.55	mA
						Resonator connection		0.40	1.74	
					$V_{DD} = 3.0 \text{ V}$	Square wave input		0.20	1.55	
						Resonator connection		0.40	1.74	
				f _{MX} = 10 MHz Note 3	$V_{DD} = 5.0 V$	Square wave input		0.15	0.86	
						Resonator connection		0.30	0.93	
					$V_{DD} = 3.0 V$	Square wave input		0.15	0.86	
						Resonator connection		0.30	0.93	
			LS (low-speed main) mode	f _{MX} = 8 MHz Note 3	$V_{DD} = 3.0 V$	Square wave input		68	550	μΑ
			(MCSEL = 0)			Resonator connection		125	590	
				f _{MX} = 8 MHz Note 3	$V_{DD} = 2.0 \text{ V}$	Square wave input		68	550	
						Resonator connection		125	590	
			LS (low-speed main) mode	f _{MX} = 4 MHz Note 3	$V_{DD} = 3.0 V$	Square wave input		23	128	μА
			(MCSEL = 1)			Resonator connection		65	200	
				f _{MX} = 1 MHz Note 3	$V_{DD} = 2.0 \text{ V}$	Square wave input		23	128	
						Resonator connection		65	200	
			LP (low-power main) mode	f _{MX} = 4 MHz Note 3	$V_{DD} = 3.0 V$	Square wave input		10	64	μА
			(MCSEL = 1)			Resonator connection		59	150	
				f _{MX} = 1 MHz Note 3	V _{DD} = 2.0 V	Square wave input		10	64	
					1	Resonator connection		59	150	
			Subsystem clock operation	fil = 15 kHz, TA = -40°C				0.48	1.22	μА
				fil = 15 kHz, T _A = +25°C	Note 5			0.55	1.22	
				fil = 15 kHz, Ta = +85°0	Note 5			0.80	3.30	

(Notes and Remarks are listed on the next page.)

Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I _{FIL} Note 1				0.20		μА
12-bit interval timer operating current	I _{TMKA} Notes 1, 3, 4	fil = 15 kHz fmain stopped (per unit)			0.02		μА
8-bit interval timer operating current	Ітмт	fiL = 15 kHz	8-bit counter mode × 2-channel operation		0.04		μА
Notes 1, 9		fmain stopped (per unit)	16-bit counter mode operation		0.03		μА
Watchdog timer operating current	I _{WDT} Notes 1, 3, 5	f _{IL} = 15 kHz f _{MAIN} stopped (per unit)			0.22		μА
A/D converter operating current	I _{ADC} Notes 1, 6	During maximum-speed	Normal mode, AV _{VREFP} = V _{DD} = 5.0 V		1.3	1.7	mA
		conversion	Low voltage mode, AV $_{VREFP}$ = V_{DD} = 3.0 V		0.5	0.7	mA
Internal reference voltage (1.45 V) current Notes 1, 10	IADREF				85.0		μА
Temperature sensor operating current	I _{TMPS} Note 1				85.0		μА
D/A converter operating current	I _{DAC} Note 1	Per channel				1.5	mA
PGA operating current	I _{PGA} Notes 1, 2				480	700	μА
Comparator operating current	I _{CMP} Note 8	V _{DD} = 5.0 V, Regulator output voltage	Comparator high-speed mode Window mode		12.5		μА
		= 2.1 V	Comparator low-speed mode Window mode		3.0		
			Comparator high-speed mode Standard mode		6.5		
			Comparator low-speed mode Standard mode		1.9		
		V _{DD} = 5.0 V, Regulator output voltage	Comparator high-speed mode Window mode		8.0		
		= 1.8 V	Comparator low-speed mode Window mode		2.2		
			Comparator high-speed mode Standard mode		4.0		
			Comparator low-speed mode Standard mode		1.3		
LVD operating current	I _{LVD} Notes 1, 7				0.10		μА
Self-programming operating current	IFSP Notes 1, 12				2.0	12.20	mA
BGO current	IBGO Notes 1, 11				2.0	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	Mode transition Note 13		0.50	0.60	mA
		fiH = 24 MHz, AVREFP = VDD = 3.0 V	The A/D conversion operations are performed		1.20	1.44	mA
		CSI/UART operation fin = 2	4 MHz		0.70	0.84	mA
	ISNOZM Note 1	ADC operation	Mode transition Note 13		0.05	0.08	mA
		fim = 4 MHz, AVREFP = VDD = 3.0 V	The A/D conversion operations are performed		0.67	0.78	mA
		CSI operation, fim = 4 MHz			0.06	0.08	mA

(Notes and Remarks are listed on the next page.)

(TA = -40 to +85°C, 1.6 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

(2/2)

Parameter	Symbol		Conditions	` `	peed main) ode	LS (low-sp Mo	eed main) ode		ower main) ode	LV (low-vol	tage main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Delay time from SCKp↓ to SOp output	tkso2	C = 30 pF Note 2	$2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110		2/fмск + 110	ns
Note 1			$2.4~V \leq EV_{DD} \leq 5.5~V$		2/fмск + 75							
			$1.8~V \leq EV_{DD} \leq 5.5~V$		2/fмск + 110							
			$1.7~V \leq EV_{DD} \leq 5.5~V$		2/fмск		2/fмск		2/fмск		2/fмск	
			$1.6~V \leq EV_{DD} \leq 5.5~V$		+ 220		+ 220		+ 220		+ 220	
SSI00 setup time	tssik	DAPmn = 0	$2.7~V \leq EV_{DD} \leq 5.5~V$	120		120		120		120		ns
			1.8 V ≤ EV _{DD} < 2.7 V	200		200		200		200		
			1.7 V ≤ EV _{DD} < 1.8 V	400		400		400		400		
			1.6 V ≤ EV _{DD} < 1.7 V	_								
		DAPmn = 1	$2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$	1/fмск + 120		1/fмcк + 120		1/fмск + 120		1/fмск + 120		ns
			$1.8 \text{ V} \le \text{EV}_{DD} \le 2.7 \text{ V}$	1/fмск + 200		1/fмcк + 200		1/fмcк + 200		1/fмск + 200		
			1.7 V ≤ EV _{DD} < 1.8 V	1/fмск + 400		1/fмск + 400		1/fмск + 400		1/fмск + 400		
			1.6 V ≤ EV _{DD} < 1.7 V	_				1				
SSI00 hold time	tkssi	DAPmn = 0	$2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$	1/fмск + 120		1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			1.8 V ≤ EV _{DD} < 2.7 V	1/fмск + 200		1/fмск + 200		1/fмск + 200		1/fмск + 200		
			1.7 V ≤ EV _{DD} < 1.8 V	1/fмск + 400		1/fмск + 400		1/fмск + 400		1/fмск + 400		
			1.6 V ≤ EV _{DD} < 1.7 V	_								
		DAPmn = 1	$2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$	120		120		120		120		ns
			1.8 V ≤ EV _{DD} < 2.7 V	200		200		200		200		
			1.7 V ≤ EV _{DD} < 1.8 V	400		400		400		400		
			1.6 V ≤ EV _{DD} < 1.7 V	_		1		1		1		

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. C is the load capacitance of the SOp output lines.
- Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00 to 03))

(8) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

(1/2)

Parameter	Sym		Conditions		h-speed Mode	LS (low main)	/-speed Mode	,	v-power mode	,	-voltage Mode	Unit
	DOI			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$ \begin{aligned} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	300		1150		1150		1150		ns
			$\begin{split} 2.7 \ V &\leq EV_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 2.7 \ k \Omega \end{split}$	500		-						ns
			$\begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V \ ^{Note}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	1150		-						ns
SCKp high- level width	tĸн1	4.0 V ≤ EV _{DD} ≤ C _b = 30 pF, R _b	$5.5 \text{ V}, 2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V},$ = 1.4 kΩ	tксү1/2 - 75		tkcy1/2 - 75		tксү1/2 - 75		tксү1/2 - 75		ns
		2.7 V ≤ EV _{DD} < C _b = 30 pF, R _b	$= 4.0 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ = 2.7 kΩ	tксу1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq \text{Note},$ $C_{\text{b}} = 30 \text{ pF, Rb}$: 3.3 V , $1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$ = $5.5 \text{ k}\Omega$	tkcy1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	tĸL1	4.0 V ≤ EV _{DD} ≤ C _b = 30 pF, R _b	$6.5.5 \text{ V}, 2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V},$ = 1.4 k Ω	tксү1/2 - 12		tkcy1/2 - 50		tkcy1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ EV _{DD} < C _b = 30 pF, R _b	$= 4.0 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ = 2.7 kΩ	tксү1/2 - 18								
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq \text{Note},$ $C_{\text{b}} = 30 \text{ pF}, \text{ Rb}$	$= 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$ = $5.5 \text{ k}\Omega$	tkcy1/2 - 50								ns

 $\mbox{Note} \qquad \quad \mbox{Use it with EV} \mbox{DD} \geq \mbox{Vb}.$

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

 $(\textbf{Remarks}\ \text{are listed on the page after the next page.})$

(2) LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Interrupt and	VLVDA0	VPOC0, VPOC1, VPOC2 = 0, 0, 0, fal	ling reset voltage	1.60	1.63	1.66	V
reset mode	VLVDA1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
			Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
			Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC0, VPOC1, VPOC2 = 0, 0, 1, fal	ling reset voltage	1.80	1.84	1.87	V
	VLVDB1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
			Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
			Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
			Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC0, VPOC1, VPOC2 = 0, 1, 0, fal	ling reset voltage	2.40	2.45	2.50	V
	VLVDC1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
			Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
			Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
			Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC0, VPOC1, VPOC2 = 0, 1, 1, fal	ling reset voltage	2.70	2.75	2.81	V
	VLVDD1	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
			Falling interrupt voltage	3.90	3.98	4.06	V

2.6.8 Power supply voltage rising slope characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.



3.1 Absolute Maximum Ratings

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd, EVdd	V _{DD} ≤ EV _{DD}	-0.5 to + 6.5	٧
	AVREFP		0.3 to V _{DD} + 0.3 Note 2	V
	AVREFM		-0.3 to V _{DD} + 0.3 Note 2 and AVREFM ≤ AVREFP	V
REGC pin input voltage	VIREGC	REGC	-0.3 to + 2.8 and -0.3 to V _{DD} + 0.3 Note 1	V
Input voltage	V _I 1	P00, P01, P30 to P33, P40, and P51 to P56	-0.3 to EVDD + 0.3 and -0.3 to VDD + 0.3 Note 2	V
	VI2	P20 to P23, P121, P122, P125, P137, EXCLK, RESET	-0.3 to V _{DD} + 0.3 Note 2	V
Output voltage	Vo ₁	P00, P01, P30 to P33, P40, and P51 to P56	-0.3 to EVDD + 0.3 and -0.3 to VDD + 0.3 ^{Note 2}	V
	Vo2	P20 to P23	-0.3 to V _{DD} + 0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI22	-0.3 to EVDD + 0.3 and -0.3 to AVREF(+) + 0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI3	-0.3 to V _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 Notes 2, 3	V

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

 That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

(Ta = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = 0 V)


(4/5)

Items	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00, P01, P30 to P33, P40, and P51 to P56	4.0 V ≤ EVDD ≤ 5.5 V, IOH = -3.0 mA	EVDD - 0.7			V
			2.7 V ≤ EVDD ≤ 5.5 V, Іон = -2.0 mA	EVDD - 0.6			V
			2.4 V ≤ EVDD ≤ 5.5 V IOH = -1.5 mA	EVDD - 0.5			V
	Voн2	P20 to P23	$2.4~V \le VDD \le 5.5~V$, $IOH = -100~\mu A$	VDD - 0.5			V
Output voltage, low	VOL1	P00, P01, P30 to P33, P40, and P51 to P56	4.0 V ≤ EVDD ≤ 5.5 V, IOL = 8.5 mA			0.7	V
			$2.7 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IOL} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IoL} = 1.5 \text{ mA}$			0.4	٧
			$2.4 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IoL} = 0.6 \text{ mA}$			0.4	٧
	VOL2	P20 to P23	$2.4~V \leq V \text{DD} \leq 5.5~V,$ $I \text{OL} = 400~\mu\text{A}$			0.4	V


Caution P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing




Key Interrupt Input Timing




RESET Input Timing



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10 and 11)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03)

(7) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +105°C, 2.4 V \leq EVDD \leq VDD \leq 5.5 V, VSS = 0 V)

Danamatan	O. mah al	Conditions		HS (high-spe	ed main) Mode	11
Parameter	Symbol	Con	ditions	MIN.	MAX.	Unit
SCKp cycle time Note 1	tkcy2	$4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V},$	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
		$2.7~V \leq V_b \leq 4.0~V$	8 MHz < fмcк ≤ 20 MHz	20/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7~\textrm{V} \leq \textrm{EV}_\textrm{DD} < 4.0~\textrm{V},$	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4~V \leq EV_{DD} < 3.3~V,$ $1.6~V \leq V_b \leq 2.0~V~\text{Note 2}$	20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
			16 MHz < fмcк ≤ 20 MHz	64/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tkH2, tkL2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$		tксү2/2 - 24		ns
		$2.7~\textrm{V} \leq \textrm{EV}_\textrm{DD} < 4.0~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 2.7~\textrm{V}$		tkcy2/2 - 36		ns
		$2.4~\text{V} \leq \text{EV}_{DD} \leq 3.3~\text{V},~1.6~\text{V} \leq \text{V}_{b} \leq 2.0~\text{V}~\text{Note}~2$		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) Note 3	tsık2	$2.7 \text{ V} \le \text{EVdd} \le 5.5 \text{ V}, 2.3$	$V \leq V_b \leq 4.0~V$	1/fмск + 40		ns
		2.4 V ≤ EV _{DD} < 3.3 V, 1.6	$V \leq V_b \leq 2.0 \ V \ \text{Note 2}$	1/fмcк + 60		ns
SIp hold time (from SCKp↑) Note 4	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 5	tkso2	$ 4.0 \text{ V} \leq \text{EVdd} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V} $ $ C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega $			2/fmck + 240	ns
		$2.7 \; \text{V} \leq \text{EV}_{DD} < 4.0 \; \text{V}, \; 2.3 \\ C_b = 30 \; \text{pF}, \; R_b = 2.7 \; \text{k}\Omega$	$V \leq V_b \leq 2.7~V$		2/fmck + 428	ns
		$2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V} \ \text{Note 2}$ $C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega$			2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter Symbol		Conditions	HS (high-speed	Unit	
	Gymbol	Conditions	MIN.	MAX.	Offic
SCLr clock frequency	fscL	$ 4.0 \text{ V} \leq \text{EVdd} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $ C_b = 50 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $		400 Note 1	kHz
		$ 2.7 \text{ V} \leq \text{EVdd} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}, \\ C_b = 50 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $		400 Note 1	kHz
		$4.0~V \leq \text{EV}_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$		100 Note 1	kHz
		$2.7~V \leq \text{EV}_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 100~pF,~R_b = 2.7~k\Omega$		100 Note 1	kHz
		$2.4~V \leq \text{EV}_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1200		ns
		$2.7~V \leq \text{EV}_{\text{DD}} < 4.0~\text{V},~2.3~\text{V} \leq \text{V}_{\text{b}} \leq 2.7~\text{V},$ $C_{\text{b}} = 50~\text{pF},~R_{\text{b}} = 2.7~\text{k}\Omega$	1200		ns
		$4.0~V \leq \text{EV}_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	4600		ns
		$2.7~V \leq \text{EVdd} < 4.0~V, \ 2.3~V \leq V_b \leq 2.7~V,$ $C_b = 100~pF, \ R_b = 2.7~k\Omega$	4600		ns
		$2.4~V \le \text{EV}_{DD} < 3.3~V,~1.6~V \le V_b \le 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$	4650		ns
Hold time when SCLr = "H" thigh	thigh	$4.0~V \leq \text{EV}_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	620		ns
		$ 2.7 \; \text{V} \leq \text{EV}_{DD} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq \text{V}_{b} \leq 2.7 \; \text{V}, \\ C_{b} = 50 \; \text{pF}, \; R_{b} = 2.7 \; \text{k}\Omega $	500		ns
		$ 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}\Omega $	2700		ns
		$ 2.7 \; \text{V} \leq \text{EV}_{DD} < 4.0 \; \text{V}, 2.3 \; \text{V} \leq \text{V}_{b} \leq 2.7 \; \text{V}, \\ C_{b} = 100 \; \text{pF}, \; R_{b} = 2.7 \; \text{k}\Omega $	2400		ns
		$2.4~V \leq \text{EV}_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$	1830		ns
Data setup time (reception)	tsu:dat	$4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1/fmck + 340 Note 3		ns
		$ 2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	1/fmck + 340 Note 3		ns
		$ 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $C_b = 100 \text{ pF}, \ R_b = 2.8 \text{ k}\Omega $	1/fmck + 760 Note 3		ns
		$2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V}, 2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V},$ $C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega$	1/fmck + 760 Note 3		ns
		$ 2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note 2}, \\ C_{b} = 100 \text{ pF}, \ R_{b} = 5.5 \text{ k}\Omega $	1/fmck + 570 Note 3		ns
Data hold time (transmission)	thd:dat	$4.0~V \leq \text{EV}_{DD} \leq 5.5~\text{V},~2.7~\text{V} \leq \text{V}_{b} \leq 4.0~\text{V},$ $C_{b} = 50~\text{pF},~R_{b} = 2.7~\text{k}\Omega$	0	770	ns
		$ 2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V}, 2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ C_{\text{b}} = 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega $	0	770	ns
		$ 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}\Omega $	0	1420	ns
		$ 2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega $	0	1420	ns
		$2.4~V \le \text{EV}_{\text{DD}} < 3.3~V,~1.6~V \le V_b \le 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$	0	1215	ns

3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, Ta = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp	$2.4~V \leq V \text{DD} \leq 3.6~V$	5			μS

3.6.3 D/A converter characteristics

(TA = -40 to +105°C, 2.4 V \leq EVss \leq VDD \leq 5.5 V, Vss = 0 V)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M Ω	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
		Rload = 8 MΩ	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$			3	μS
			2.4 V ≤ V _{DD} < 2.7 V			6	μs

3.7 RAM Data Retention Characteristics

(TA = -40 to +105°C, 2.4 V \leq EVDD \leq VDD \leq 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 Note		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



3.8 Flash Memory Programming Characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
System clock frequency	fclk			1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years	TA = 85°C	1,000			Times
Number of data flash rewrites		Retained for 1 year	TA = 25°C		1,000,000		
Notes 1, 2, 3		Retained for 5 years	TA = 85°C	100,000			
		Retained for 20 years	Ta = 85°C	10,000			


- Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
- Note 2. When using flash memory programmer and Renesas Electronics self-programming library
- **Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

4. PACKAGE DRAWINGS

4.1 10-pin products


R5F1051AGSP, R5F1051AASP


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP10-4.4x3.6-0.65	PLSP0010JA-A	P10MA-65-CAC-2	0.05



→ D ⊕ M M

 \bigcirc N S





NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.


ITEM	DIMENSIONS
Α	3.60±0.10
В	0.50
С	0.65 (T.P.)
D	0.24 ± 0.08
Е	0.10±0.05
F	1.45 MAX.
G	1.20±0.10
Н	6.40 ± 0.20
1	4.40±0.10
J	1.00±0.20
K	$0.17^{+0.08}_{-0.07}$
L	0.50
М	0.13
N	0.10
Р	3° +5° -3°
Т	0.25 (T.P.)
U	0.60 ± 0.15
V	0.25 MAX.
W	0.15 MAX.


©2012 Renesas Electronics Corporation. All rights reserved.


4.4 24-pin products


R5F1057AGNA, R5F1057AANA


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]	
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04	











Referance	Dimension in Millimeters			
Symbol	Min	Nom	Max	
D			4.05	
	3.95	4.00		
E	3.95	4.00	4.05	
Α			0.80	
A ₁	0.00			
b	0.18	0.25	0.30	
е		0.50		
Lp	0.30	0.40	0.50	
х			0.05	
у		_	0.05	
Z _D		0.75		
Z _E	_	0.75		
C ₂	0.15	0.20	0.25	
D ₂		2.50		
E ₂		2.50		

 $\ \, \bigcirc 2013$ Renesas Electronics Corporation. All rights reserved.