

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 11x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1057aana-u0


1.3.5 25-pin products

- 25-pin plastic WFLGA (3 × 3 mm, 0.5 mm pitch)

Top View



Bottom View



INDEX MARK

	A	B	C	D	E	
5	P40/TOOL0/TO03/(PC LBUZ0)/SCK10/SCL10 /VCOUT0/VCOUT1/IN TFO/(SCLA1)	P125/RESET/INTP9	P01/ANI16/INTP5/SO1 0/TxD1	P20/AN10/AVREFP/IV REF1/(SO10/TxD1)	P21/ANI1/AVREFM/IV REF0	5
4	P122/X2/EXCLK/(SI10 /RxD1)/(TI02)/INTP1	P137/INTP0/SSI00/(TI 03)	P00/ANI17/PCLBUZ1/ TI03/(VCOUT1)/SI10/ RxD1/SDA10/(SDAA1)	P22/ANI2/PGAI/IVCM P0	P23/ANI3/ANO1/PGA GND	4
3	P121/X1/(TI01)/INTP2/ (S101)	VDD	EVDD	P33/ANI18/IVCMP1/(I NTP11)/(SCLA1)	P32/ANI19/SO11/(INT P10)/(VCOUT1)/(SDA A1)	3
2	REGC	Vss	P30/ANI21/KR1/TI00/T O01/INTP3/SCK11/SC L11/(Tx00)/PCLBUZ0/ TKBO1/(SDAA0)	P31/ANI20/KR0/TI01/T O00/INTP4/TKBO0/(R xD0)/SI11/SDA11/(SC LA0)	P56/ANI22/KR2/SCK0 0/SCL00/(SO11)/INTP 10/(TO03)/(INTFO)/SC LA1	2
1	P51/KR7/INTP8/(TI02) /(TO02)/SCK01/SCL01 /(Tx00)	P52/KR6/INTP7/SI01/ SDA01/(RxD0)/(SDAA 0)	P53/KR5/INTP6/SO01/ SDAA0	P54/KR4/SO00/TxD0/ TOOLTXD/(TI03)/(TO0 3)/SCLA0	P55/KR3/SI00/RxD0/S DA00/TOOLRXD/TI02/ TO02/INTP11/(VCOUT 0)/SDAA1	1
	A	B	C	D	E	

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3).


(TA = -40 to +85°C, 1.6 V ≤ EVDD = VDD ≤ 5.5 V, Vss = 0 V)

(2/2)


Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
<R> TO00 to TO03, TKBO0, and TKBO1 output frequency Note	fro	TO00 to TO03, TKBO0, and TKBO1 (in the case of output from port pins other than P20)	HS (high-speed main) mode	4.0 V ≤ EVDD ≤ 5.5 V		12	MHz
				2.7 V ≤ EVDD < 4.0 V		8	
				1.8 V ≤ EVDD < 2.7 V		4	
				1.6 V ≤ EVDD < 1.8 V		2	
		TKBO1 (in the case of output from P20)	LS (low-speed main) mode	1.8 V ≤ EVDD ≤ 5.5 V		4	
				1.6 V ≤ EVDD < 1.8 V		2	
		LP (low-power main) mode	1.8 V ≤ EVDD ≤ 5.5 V			0.5	
				1.6 V ≤ EVDD ≤ 5.5 V		2	
				1.6 V ≤ EVDD < 1.8 V			
				1.6 V ≤ EVDD < 1.8 V			
		PCLBUZ0, PCLBUZ1 output frequency	HS (high-speed main) mode	4.0 V ≤ VDD ≤ 5.5 V		1.5	MHz
				2.7 V ≤ VDD < 4.0 V		1.2	
				2.4 V ≤ VDD < 2.7 V		1	
			LS (low-speed main) mode	4.0 V ≤ VDD ≤ 5.5 V		1.5	
				2.7 V ≤ VDD < 4.0 V		1.2	
				2.4 V ≤ VDD < 2.7 V		1	
				1.8 V ≤ VDD < 2.4 V		0.75	
			LP (low-power main) mode	1.8 V ≤ VDD ≤ 5.5 V		0.5	
				1.6 V ≤ VDD < 1.8 V			
				1.6 V ≤ VDD < 1.8 V			
<R>	fPCL	HS (high-speed main) mode	4.0 V ≤ EVDD ≤ 5.5 V			16	MHz
				2.7 V ≤ EVDD < 4.0 V		8	
				1.8 V ≤ EVDD < 2.7 V		4	
				1.6 V ≤ EVDD < 1.8 V		2	
		LS (low-speed main) mode	1.8 V ≤ EVDD ≤ 5.5 V			4	
				1.6 V ≤ EVDD < 1.8 V		2	
		LP (low-power main) mode	1.6 V ≤ EVDD ≤ 5.5 V			1	
				1.8 V ≤ EVDD ≤ 5.5 V		4	
		LV (low-voltage main) mode	1.6 V ≤ EVDD < 1.8 V			2	
				1.6 V ≤ EVDD < 1.8 V			
<R>	tINTH, tINTL	INTP0 to INTP2, INTP9	1.6 V ≤ VDD ≤ 5.5 V	1			μs
		INTP3 to INTP8, INTP10, INTP11	1.6 V ≤ EVDD ≤ 5.5 V	1			
	tKR	KR0 to KR7	1.8 V ≤ EVDD ≤ 5.5 V	250			ns
			1.6 V ≤ EVDD < 1.8 V	1			
RESET low-level width	tRSL				10		μs

Note When duty is 50%.



AC Timing Test Points



External System Clock Timing




TI/TO Timing




2.5 Peripheral Functions Characteristics


AC Timing Test Points



CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10 and 11)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03)

2.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LP (Low-power main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsCL	Standard mode: fCLK ≥ 1 MHz	2.7 V ≤ EVDD ≤ 5.5 V	0	100	0	100	0	100	0	100	kHz
			1.8 V ≤ EVDD ≤ 5.5 V	0	100	0	100	0	100	0	100	kHz
			1.7 V ≤ EVDD ≤ 5.5 V	0	100	0	100	0	100	0	100	kHz
			1.6 V ≤ EVDD ≤ 5.5 V	—	—	0	100	0	100	0	100	kHz
Setup time of restart condition	tsU: STA	2.7 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.8 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.7 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	4.7	—	4.7	—	4.7	—	μs
Hold time Note 1	tHD: STA	2.7 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.8 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.7 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	4.0	—	4.0	—	4.0	—	μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.8 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.7 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	4.7	—	4.7	—	4.7	—	μs
Hold time when SCLA0 = "H"	tHIGH	2.7 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.8 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.7 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	4.0	—	4.0	—	4.0	—	μs
Data setup time (reception)	tsU: DAT	2.7 V ≤ EVDD ≤ 5.5 V		250	—	250	—	250	—	250	—	ns
		1.8 V ≤ EVDD ≤ 5.5 V		250	—	250	—	250	—	250	—	ns
		1.7 V ≤ EVDD ≤ 5.5 V		250	—	250	—	250	—	250	—	ns
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	250	—	250	—	250	—	ns
Data hold time (transmission) Note 2	tHD: DAT	2.7 V ≤ EVDD ≤ 5.5 V		0	3.45	0	3.45	0	3.45	0	3.45	μs
		1.8 V ≤ EVDD ≤ 5.5 V		0	3.45	0	3.45	0	3.45	0	3.45	μs
		1.7 V ≤ EVDD ≤ 5.5 V		0	3.45	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	0	3.45	0	3.45	0	3.45	μs
Setup time of stop condition	tsU: STO	2.7 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.8 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.7 V ≤ EVDD ≤ 5.5 V		4.0	—	4.0	—	4.0	—	4.0	—	μs
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	4.0	—	4.0	—	4.0	—	μs
Bus-free time	tBUF	2.7 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.8 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.7 V ≤ EVDD ≤ 5.5 V		4.7	—	4.7	—	4.7	—	4.7	—	μs
		1.6 V ≤ EVDD ≤ 5.5 V		—	—	4.7	—	4.7	—	4.7	—	μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

(3) I²C fast mode plus

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LP (Low-power main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fSCL	Fast mode plus: fCLK ≥ 10 MHz	2.7 V ≤ EVDD ≤ 5.5 V	0	1000	—	—	—	—	—	—	kHz
Setup time of restart condition	tSU: STA	2.7 V ≤ EVDD ≤ 5.5 V		0.26		—	—	—	—	—	—	μs
Hold time Note 1	tHD: STA	2.7 V ≤ EVDD ≤ 5.5 V		0.26		—	—	—	—	—	—	μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EVDD ≤ 5.5 V		0.5		—	—	—	—	—	—	μs
Hold time when SCLA0 = "H"	tHIGH	2.7 V ≤ EVDD ≤ 5.5 V		0.26		—	—	—	—	—	—	μs
Data setup time (reception)	tSU: DAT	2.7 V ≤ EVDD ≤ 5.5 V		50		—	—	—	—	—	—	ns
Data hold time (transmission)	tHD: DAT	2.7 V ≤ EVDD ≤ 5.5 V		0	0.45	—	—	—	—	—	—	μs
Setup time of stop condition	tSU: STO	2.7 V ≤ EVDD ≤ 5.5 V		0.26		—	—	—	—	—	—	μs
Bus-free time	tBUF	2.7 V ≤ EVDD ≤ 5.5 V		0.5		—	—	—	—	—	—	μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.**Note 2.** The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.**Remark** The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.Fast mode plus: C_b = 120 pF, R_b = 1.1 kΩI²C serial transfer timing**Remark** n = 0, 1

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = VSS	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
AN10 to ANI3	Refer to 2.6.1 (1). Refer to 2.6.1 (2). Refer to 2.6.1 (1).	Refer to 2.6.1 (3). —	Refer to 2.6.1 (4). —	
ANI16 to ANI22				
Internal reference voltage Temperature sensor output voltage				

- (1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 and ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V, VSS = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
			1.6 V ≤ AVREFP ≤ 5.5 V Note 4		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution Target pin: ANI2 and ANI3	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.1875		39	μs
			1.8 V ≤ VDD ≤ 5.5 V	17		39	μs
			1.6 V ≤ VDD ≤ 5.5 V	57		95	μs
	tconv	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage	3.6 V ≤ VDD ≤ 5.5 V	2.375		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.5625		39	μs
			1.8 V ≤ VDD ≤ 5.5 V	17		39	μs
			3.6 V ≤ VDD ≤ 5.5 V	2.375		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
			1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±0.50	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
			1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±0.50	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V			±2.5	LSB
			1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±5.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V			±1.5	LSB
			1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±2.0	LSB
Analog input voltage	VAIN	ANI2 and ANI3		0		AVREFP	V
		Internal reference voltage (1.8 V ≤ VDD ≤ 5.5 V)		VBGR Note 5			V
		Temperature sensor output voltage (1.8 V ≤ VDD ≤ 5.5 V)		VTMPS25 Note 5			V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).

Note 5. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

2.6.7 LVD circuit characteristics

(1) LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V _{LVD0}	Power supply rise time	3.98	4.06	V
			Power supply fall time	3.90	3.98	V
		V _{LVD1}	Power supply rise time	3.68	3.75	V
			Power supply fall time	3.60	3.67	V
		V _{LVD2}	Power supply rise time	3.07	3.13	V
			Power supply fall time	3.00	3.06	V
		V _{LVD3}	Power supply rise time	2.96	3.02	V
			Power supply fall time	2.90	2.96	V
		V _{LVD4}	Power supply rise time	2.86	2.92	V
			Power supply fall time	2.80	2.86	V
		V _{LVD5}	Power supply rise time	2.76	2.81	V
			Power supply fall time	2.70	2.75	V
		V _{LVD6}	Power supply rise time	2.66	2.71	V
			Power supply fall time	2.60	2.65	V
		V _{LVD7}	Power supply rise time	2.56	2.61	V
			Power supply fall time	2.50	2.55	V
		V _{LVD8}	Power supply rise time	2.45	2.50	V
			Power supply fall time	2.40	2.45	V
		V _{LVD9}	Power supply rise time	2.05	2.09	V
			Power supply fall time	2.00	2.04	V
		V _{LVD10}	Power supply rise time	1.94	1.98	V
			Power supply fall time	1.90	1.94	V
		V _{LVD11}	Power supply rise time	1.84	1.88	V
			Power supply fall time	1.80	1.84	V
		V _{LVD12}	Power supply rise time	1.74	1.77	V
			Power supply fall time	1.70	1.73	V
		V _{LVD13}	Power supply rise time	1.64	1.67	V
			Power supply fall time	1.60	1.63	V
Minimum pulse width	t _{LW}		300			μs
Detection delay time					300	μs

3.1 Absolute Maximum Ratings

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD, EVDD	VDD ≤ EVDD	-0.5 to + 6.5	V
	AVREFP		0.3 to VDD + 0.3 Note 2	V
	AVREFM		-0.3 to VDD + 0.3 Note 2 and AVREFM ≤ AVREFP	V
REGC pin input voltage	VIREGC	REGC	-0.3 to + 2.8 and -0.3 to VDD + 0.3 Note 1	V
Input voltage	VI1	P00, P01, P30 to P33, P40, and P51 to P56	-0.3 to EVDD + 0.3 and -0.3 to VDD + 0.3 Note 2	V
	VI2	P20 to P23, P121, P122, P125, P137, EXCLK, RESET	-0.3 to VDD + 0.3 Note 2	V
Output voltage	VO1	P00, P01, P30 to P33, P40, and P51 to P56	-0.3 to EVDD + 0.3 and -0.3 to VDD + 0.3 Note 2	V
	VO2	P20 to P23	-0.3 to VDD + 0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI22	-0.3 to EVDD + 0.3 and -0.3 to AVREF(+) + 0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI3	-0.3 to VDD + 0.3 and -0.3 to AVREF(+) + 0.3 Notes 2, 3	V

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage

3.3 DC Characteristics

3.3.1 Pin characteristics

(TA = -40 to +105°C, 2.4 V ≤ EVDD = VDD ≤ 5.5 V, Vss = 0 V)

(1/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high Note 1	IOH1	Per pin for P00, P01, P30 to P33, P40, and P51 to P56			-3.0 Note 2	mA
		Total of P00, P01, and P40 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD ≤ 5.5 V		-12.5	mA
			2.7 V ≤ EVDD < 4.0 V		-10.0	mA
			2.4 V ≤ EVDD < 2.7 V		-5.0	mA
		Total of P30 to P33, and P51 to P56 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD ≤ 5.5 V		-30.0	mA
			2.7 V ≤ EVDD < 4.0 V		-19.0	mA
			2.4 V ≤ EVDD < 2.7 V		-10.0	mA
		Total of all pins (When duty ≤ 70% Note 3)			-42.5	mA
	IOH2	Per pin for P20 to P23			-0.1 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ VDD ≤ 5.5 V		-0.4	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOH = -10.0 mA

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V)

(2/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
<R> Output current, low Note 1	IOL1	Per pin for P00, P01, P30 to P33, P40, and P51 to P56			8.5 Note 2	mA
		Total of P00, P01, and P40 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD ≤ 5.5 V		-36.0	mA
			2.7 V ≤ EVDD < 4.0 V		15.0	mA
			2.4 V ≤ EVDD < 2.7 V		9.0	mA
		Total of P30 to P33, and P51 to P56 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD ≤ 5.5 V		40.0	mA
			2.7 V ≤ EVDD < 4.0 V		35.0	mA
			2.4 V ≤ EVDD < 2.7 V		20.0	mA
		Total of all pins (When duty ≤ 70% Note 3)			76.0	mA
	IOL2	Per pin for P20 to P23			0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ VDD ≤ 5.5 V		1.6	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.**Note 2.** Do not exceed the total current value.**Note 3.** Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOL = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I _{LIH1}	P00, P01, P30 to P33, P40, and P51 to P56	V _i = EVDD			1	μA
	I _{LIH2}	P20 to P23, P125, P137, <u>RESET</u>	V _i = VDD			1	μA
	I _{LIH3}	P121, P122, X1, X2, EXCLK	V _i = VDD	In input port or external clock input		1	μA
				In resonator connection		10	μA
Input leakage current, low	I _{LIL1}	P00, P01, P30 to P33, P40, and P51 to P56	V _i = Vss			-1	μA
	I _{LIL2}	P20 to P23, P125, P137, <u>RESET</u>	V _i = Vss			-1	μA
	I _{LIL3}	P121, P122, X1, X2, EXCLK	V _i = Vss	In input port or external clock input		-1	μA
				In resonator connection		-10	μA
On-chip pull-up resistance	R _U	P00, P01, P30 to P33, P40, P51 to P56, P125	V _i = Vss, In input port	10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

When P20 is used as SO10 pin

(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 4	tkCY2	4.0 V ≤ VDD ≤ 5.5 V	fmck > 20 MHz	20/fmck		ns
			fmck ≤ 20 MHz	18/fmck		ns
		2.7 V ≤ VDD < 4.0 V	fmck > 16 MHz	20/fmck and 1000		ns
			fmck ≤ 16 MHz	18/fmck		ns
SCKp high-/low-level width	tKH2, tKL2	4.0 V ≤ VDD ≤ 5.5 V		tkCY2/2 - 14		ns
		2.7 V ≤ VDD < 4.0 V		tkCY2/2 - 16		ns
		2.4 V ≤ VDD < 2.7 V		tkCY2/2 - 36		ns
Slp setup time (to SCKp↑) Note 1	tsIK2	2.7 V ≤ VDD ≤ 5.5 V		1/fmck + 40		ns
		2.4 V ≤ VDD < 2.7 V		1/fmck + 60		ns
Slp hold time (from SCKp↑) Note 1	tksi2			1/fmck + 62		ns
Delay time from SCKp↓ to SOp output Note 2	tksO2	C = 30 pF Note 3	2.7 V ≤ VDD ≤ 5.5 V	2/fmck + 190		ns
			2.4 V ≤ VDD < 2.7 V	2/fmck + 250		ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. C is the load capacitance of the SOp output lines.

Note 4. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

(5) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (UART mode) (dedicated baud rate generator output)

(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate	Reception	4.0 V ≤ EVDD ≤ 5.5 V, 2.3 V ≤ Vb ≤ 4.0 V		fMCK/12 Note 1	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.0	Mbps
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V		fMCK/12 Note 1	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.0	Mbps
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V		fMCK/12 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3	1.3	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4,800 bps only.

Note 2. Use it with EVDD ≥ Vb.

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:

HS (high-speed main) mode: 24 MHz (2.7 V ≤ VDD ≤ 5.5 V)

16 MHz (2.4 V ≤ VDD ≤ 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EVDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remark 1. V_b[V]: Communication line voltage

Remark 2. q: UART number (q = 0 and 1), g: PIM and POM numbers (g = 0, 2, 3, 5, 12)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = VSS	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
AN10 to ANI3	Refer to 3.6.1 (1). Refer to 3.6.1 (2). Refer to 3.6.1 (1).	Refer to 3.6.1 (3). —	Refer to 3.6.1 (4). —	
ANI16 to ANI22				
Internal reference voltage Temperature sensor output voltage				

- (1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 and ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
Conversion time	tCONV	10-bit resolution Target pin: ANI2 and ANI3	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.1875		39	μs
			2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage	3.6 V ≤ VDD ≤ 5.5 V	2.375		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.5625		39	μs
			1.8 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±1.5	LSB
Analog input voltage	VAIN	ANI2 and ANI3		0		AVREFP	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V)		VBGR Note 4			V
		Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V)		VTMP25 Note 4			V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

- (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0 to ANI3, ANI16 to ANI22

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, 1.6 V ≤ EVDD ≤ VDD = 0 V,

Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		bit
Conversion time	tCONV		17		39	μs
Zero-scale error Notes 1, 2	Ezs				±0.60	% FSR
Integral linearity error Note 1	ILE				±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution			±1.0	LSB
Analog input voltage	VAIN		0		VBGR Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

3.6.5 PGA

(TA = -40 to +105°C, 2.7 V ≤ EV_{DD} ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	V _{IOPGA}				±10	mV
Input voltage range	V _{IPGA}		0		0.9 × V _{DD} /Gain	V
Output voltage range	V _{IOHPGA}		0.93 × V _{DD}			V
	V _{IOLPGA}				0.07 × V _{DD}	V
Gain error		x4, x8			±1	%
		x16			±1.5	%
		x32			±2	%
Slew rate	SR _{RPGA}	Rising When V _{IN} = 0.1V _{DD} /gain to 0.9V _{DD} /gain. 10 to 90% of output voltage amplitude	4.0 V ≤ V _{DD} ≤ 5.5 V (Other than x32)	3.5		V/μs
			4.0 V ≤ V _{DD} ≤ 5.5 V (x32)	3.0		
			2.7 V ≤ V _{DD} ≤ 4.0V	0.5		
	SR _{FPGA}	Falling When V _{IN} = 0.1V _{DD} /gain to 0.9V _{DD} /gain. 90 to 10% of output voltage amplitude	4.0 V ≤ V _{DD} ≤ 5.5 V (Other than x32)	3.5		
			4.0 V ≤ V _{DD} ≤ 5.5 V (x32)	3.0		
			2.7 V ≤ V _{DD} ≤ 4.0V	0.5		
Reference voltage stabilization wait timeNote	t _{PGA}	x4, x8			5	μs
		x16, x32			10	μs

Note Time required until a state is entered where the DC and AC specifications of the PGA are satisfied after the PGA operation has been enabled (PGAEN = 1).

3.6.7 LVD circuit characteristics

(1) LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR ≤ EVDD = VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V _{LVD0}	Power supply rise time	3.90	4.06	4.22
			Power supply fall time	3.83	3.98	4.13
	V _{LVD1}		Power supply rise time	3.60	3.75	3.90
			Power supply fall time	3.53	3.67	3.81
	V _{LVD2}		Power supply rise time	3.01	3.13	3.25
			Power supply fall time	2.94	3.06	3.18
	V _{LVD3}		Power supply rise time	2.90	3.02	3.14
			Power supply fall time	2.85	2.96	3.07
	V _{LVD4}		Power supply rise time	2.81	2.92	3.03
			Power supply fall time	2.75	2.86	2.97
	V _{LVD5}		Power supply rise time	2.71	2.81	2.92
			Power supply fall time	2.64	2.75	2.86
	V _{LVD6}		Power supply rise time	2.61	2.71	2.81
			Power supply fall time	2.55	2.65	2.75
	V _{LVD7}		Power supply rise time	2.51	2.61	2.71
			Power supply fall time	2.45	2.55	2.65
Minimum pulse width	t _{LW}		300			μs
Detection delay time					300	μs

(2) LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR ≤ EVDD ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V _{LVDD0}	V _{POC0} , V _{POC1} , V _{POC2} = 0, 1, 1, falling reset voltage	2.64	2.75	2.86	V
	V _{LVDD1}	LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.81	2.92	3.03
			Falling interrupt voltage	2.75	2.86	2.97
	V _{LVDD2}	LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.90	3.02	3.14
			Falling interrupt voltage	2.85	2.96	3.07
	V _{LVDD3}	LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.90	4.06	4.22
			Falling interrupt voltage	3.83	3.98	4.13

3.6.8 Power supply voltage rising slope characteristics

(TA = -40 to +105°C, Vss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S _{VDD}				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until Vdd reaches the operating voltage range shown in 3.4 AC Characteristics.

4.4 24-pin products

R5F1057AGNA, R5F1057AANA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04



©2013 Renesas Electronics Corporation. All rights reserved.