

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuils	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 11x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1057agna-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Ordering Information






Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G11







Note 25-pin products



<R>

<R>

(2/2)

		10-pin	16-pin	20-pin	24-pin	25-pin						
lte	em	R5F1051A	R5F1054A	R5F1056A	R5F1057A	R5F1058A						
Clock output/ output	/buzzer	• 2.44 kHz, 4.88 kHz, 9 (Main system clock: fil			2							
10-bit	External	3 channels	8 channels	10 channels	11 cha	annels						
resolution A/D converter	Internal	1 channel	e ondimote									
8-bit D/A con	verter	1 channel	el 2 channels									
Comparator (Comparator)	-	1 channel		2 cha	nnels							
PGA		1 channel										
Data Operati (DOC)	on Circuit	Comparison, addition, a	nd subtraction of 16-bit o	lata								
Serial interfa	ce 	[20-pin products] • CSI: 3 channel/UART: [24-pin, 25-pin products	T: 2 channels/simplified l ² C 2 channel/simplified l ² C	: 3 channel								
	I ² C bus	None	1 channel		2 channels							
Data transfer (DTC)	controller	13 sources	22 sources	23 sources	23 sources 24 sources							
Event link co (ELC)	ntroller	Event input: 11 Event trigger output: 3	Event input: 16 Event trigger output: 4	Event input: 17 Event trigger output: 4	Event input: 18 Event trigger output: 4							
Vectored	Internal	20	24		25							
interrupt sources	External	3	9	10	1	3						
Key interrupt		None	3	5	ε	3						
Reset		Reset by RESET pin Internal reset by watch Internal reset by powe Internal reset by voltage Internal reset by illega Internal reset by RAM Internal reset by illega	er-on-reset ge detector Il instruction execution parity error									
Power-on-res	set circuit	 Power-on-reset: 1.51 ± 0.04V (Ta = -40 to +85°C) 1.51 ± 0.06V (Ta = +85 to +105°C) Power-down-reset: 1.50 ± 0.04 V (Ta = -40 to +85°C) 1.51 ± 0.06V (Ta = +85 to +105°C) 										
Voltage	Power on	1.67 V to 4.06 V (14 sta	ges)									
detector	Power down	1.63 V to 3.98 V (14 sta	ges)									
On-chip debu	ug function	Provided (Disable to tra	cing)									
Power supply	y voltage	VDD = 1.6 to 5.5 V										
Operating an temperature	nbient	$T_A = -40 \text{ to } +85^{\circ}\text{C}$ (Cons $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (Ind										



2.2 Oscillator Characteristics

2.2.1 X1 characteristics

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V_{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4~V \leq V \text{DD} < 2.7~V$	1.0		16.0	
		$1.8~V \leq V \text{DD} < 2.4~V$	1.0		8.0	
		$1.6~V \leq V \text{DD} < 1.8~V$	1.0		4.0	

Note Indicates only permissible oscillator frequency ranges. Refer to 2.4 AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to 6.4 System Clock Oscillator in the RL78/G11 User's Manual.

2.2.2 On-chip oscillator characteristics

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	1		24	MHz
		$2.4 \text{ V} \leq \text{VDD} \leq$	5.5 V	1		16	
		$1.8 \text{ V} \leq \text{VDD} \leq$	5.5 V	1		8	
		$1.6 \text{ V} \leq \text{VDD} \leq$	5.5 V	1		4	
High-speed on-chip oscillator clock frequency accuracy		TA = -20 to	$1.8~V \leq V_{DD} \leq 5.5~V$	-1		1	%
		+85°C	$1.6 \ V \leq V \text{DD} < 1.8 \ V$	-5		5	
		TA = -40 to	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.5		1.5	%
		-20°C	$1.6~V \leq V \text{DD} < 1.8~V$	-5.5		5.5	
Middle-speed on-chip oscillator oscillation frequency Note 2	fıм			1		4	MHz
Middle-speed on-chip oscillator oscillation frequency accuracy				-12		+12	%
Temperature drift of Middle-speed on-chip oscillator oscillation frequency accuracy	DIMT				0.008		%/°C
Voltage drift of Middle-speed on-chip oscillator oscillation	Dimv	TA = 25°C	$2.1~V \leq V_{DD} \leq 5.5~V$		0.02		%/V
frequency accuracy			$2.0~V \leq V_{DD} < 2.1~V$		-12		
			$1.6~V \leq V_{DD} < 2.0~V$		10		
Low-speed on-chip oscillator clock frequency Note 2	fı∟		1		15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15	1	+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to 2.4 AC Characteristics for instruction execution time.



RL78/G11

Supply current characteristics 2.3.2

(TA = -40 to +85°C	, 1.6 V \leq EVDD \leq VDD	\leq 5.5 V, Vss = 0 V)
--------------------	--------------------------------	--------------------------

Parameter	Symbol	I			Conditions			MIN.	TYP.	MAX.	Unit
Supply current		Operating	Basic	HS (high-speed main)	fHOCO = 48 MHz ^{Note 3}	V _{DD} = 5.0 V		iviiri.	1.7	141/04.	mA
Note 1		mode	operation		$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	V _{DD} = 3.0 V			1.7		
					fHOCO = 24 MHz ^{Note 3}	V _{DD} = 5.0 V			1.4		
					fill = 24 MHz Note 3	V _{DD} = 3.0 V			1.4		
			Normal	HS (high-speed main)	fHOCO = 48 MHz ^{Note 3}	V _{DD} = 5.0 V			3.5	6.9	m/
			operation	mode	fiH = 24 MHz Note 3	V _{DD} = 3.0 V			3.5	6.9	
					fHOCO = 24 MHzNote 3	V _{DD} = 5.0 V			3.2	6.3	
					fiH = 24 MHz Note 3	V _{DD} = 3.0 V			3.2	6.3	
					fHOCO = 16 MHz ^{Note 3}	V _{DD} = 5.0 V			2.4	4.6	
					fin = 16 MHz Note 3	V _{DD} = 3.0 V			2.4	4.6	
			Normal	LS (low-speed main)	fiH = 8 MHz Note 3	V _{DD} = 3.0 V			1.1	2.0	m
			operation	mode (MCSEL = 0)		V _{DD} = 2.0 V			1.1	2.0	
			Normal	LS (low-speed main)	fiH = 4 MHz Note 3	V _{DD} = 3.0 V			0.72	1.3	m
			operation	mode (MCSEL = 1)		V _{DD} = 2.0 V			0.72	1.3	
					fim = 4 MHz Note 6	V _{DD} = 3.0 V			0.58	1.1	
						V _{DD} = 2.0 V			0.58	1.1	
			Normal	LV (low-voltage main)	f _{IH} = 4 MHz Note 3	V _{DD} = 3.0 V			1.2	1.8	m
			operation	mode		V _{DD} = 2.0 V			1.2	1.8	
			Normal operation	LP (low-power main) mode (MCSEL = 1)	f _{IH} = 1 MHz Note 3	V _{DD} = 3.0 V			290	480	μ
						V _{DD} = 2.0 V			290	480	
					fim = 1 MHz Note 6	V _{DD} = 3.0 V			124	230	
						V _{DD} = 2.0 V			124	230	
			Normal	HS (high-speed main)	f _{MX} = 20 MHz ^{Note 2}	V _{DD} = 5.0 V	Square wave input		2.7	5.3	m
			operation	mode			Resonator connection		2.8	5.5	
						V _{DD} = 3.0 V	Square wave input		2.7	5.3	1
							Resonator connection		2.8	5.5	
					f _{MX} = 10 MHz Note 2	V _{DD} = 5.0 V	Square wave input		1.8	3.1	
							Resonator connection		1.9	3.2	
						V _{DD} = 3.0 V	Square wave input		1.8	3.1	
							Resonator connection		1.9	3.2	
			Normal	LS (low-speed main)	f _{MX} = 8 MHz Note 2	V _{DD} = 3.0 V	Square wave input		0.9	1.9	m
			operation	mode (MCSEL = 0)			Resonator connection		1.0	2.0	
			Normal		f _{MX} = 8 MHz Note 2	V _{DD} = 2.0 V	Square wave input		0.9	1.9	
			operation				Resonator connection		1.0	2.0	
			Normal	LS (low-speed main)	f _{MX} = 4 MHz Note 2	V _{DD} = 3.0 V	Square wave input		0.6	1.1	m
			operation	mode			Resonator connection		0.6	1.2	
			Normal	(MCSEL = 1)	f _{MX} = 4 MHz Note 2	V _{DD} = 2.0 V	Square wave input		0.6	1.1	
			operation				Resonator connection		0.6	1.2	
			Normal	LP (low-power main)	f _{MX} = 1 MHz Note 2	V _{DD} = 3.0 V	Square wave input		100	190	μ
			operation	mode (MCSEL = 1)			Resonator connection		145	250	
			Normal	(MCSEL = 1)	f _{MX} = 1 MHz ^{Note 2}	V _{DD} = 2.0 V	Square wave input		100	190	
			operation				Resonator connection		145	250	

(Notes and $\ensuremath{\textit{Remarks}}$ are listed on the next page.)

<R>

<R>



2.5 Peripheral Functions Characteristics

AC Timing Test Points

Vін/Vон VIH/VOH Test points ~ VIL/VOL VIL/VOL -



RL78/G11

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	C	conditions	HS (high-sj Mc	peed main) ode		/-speed Mode		v-power mode	LV (low- main)	-voltage Mode	Uni
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tксү1	tксү1 ≥ 4/fclк	$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	167		500		4000		1000		ns
time			$2.4~V \leq EV_{DD} \leq 5.5~V$	250								
			$1.8~V \le EV_{\text{DD}} \le 5.5~V$	500								
			$1.7~V \leq EV_{DD} \leq 5.5~V$	1000		1000						
SCKp bigh_/ trut			$1.6~V \le EV_{DD} \le 5.5~V$	Using prohibited		-						
SCKp high-/	tкнı,	4.0 V ≤ EVDD ≤ 5.5 V tκcy1/2-12 tκcy1/2		tксү1/2		tксү1/2		ns				
low-level width	tĸ∟1	KL1 $2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ tkcy1/2-18		tксү1/ 2- 18		- 50		- 50		- 50		
width		$2.4 \text{ V} \leq EV_{DD}$	≤ 5.5 V	tксү1/2 - 38								
	$1.8 \text{ V} \le EV_{DD}$	≤ 5.5 V	tксү1/ 2- 50									
		$1.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V	tксү1/ 2- 100		tксү1/2		tксү1/2		tксү1/2		
		1.6 V ≤ EVDD :	≤ 5.5 V	Using prohibited		- 100		- 100		- 100		
SIp setup	tsik1	$4.0 V \le EV_{DD}$	≤ 5.5 V	44		110		110		110		ns
time (to SCKp↑)		$2.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V									
Note 1		$2.4 \text{ V} \leq EV_{DD}$	≤ 5.5 V	75								
		$1.8 \text{ V} \leq EV_{DD}$	≤ 5.5 V	110								
		$1.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V	220		220		220		220		
		1.6 V ≤ EVDD ≤	≤ 5.5 V	Using prohibited								
SIp hold	tksi1	$1.7 \text{ V} \leq EV_{DD}$	≤ 5.5 V	19		19		19		19		ns
time (from SCKp↑) _{Note 2}		$1.6 \text{ V} \leq \text{EV}_{\text{DD}}$	≤ 5.5 V	Using prohibited								
Delay time	tkso1	C = 30 pF	$1.7~V \leq EV_{DD} \leq 5.5~V$		33.4		33.4		33.4		33.4	ns
from SCKp↓ to SOp output ^{Note 3}		Note 4	$1.6~V \le EV_{DD} \le 5.5~V$		Using prohibited							

When P01, P32, P53, P54 and P56 are used as SOmn pins (TA = -40 to +85°C, 1.6 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

When P20 is used as SO10 pin

(TA = -40 to +85°C, 1.6 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	С	onditions		h-speed Mode		/-speed Mode		v-power mode		-voltage Mode	Unit										
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.											
SCKp cycle	tkCY1	tkcy1 ≥ 4/fcLk	$4.0~V \leq V_{DD} \leq 5.5~V$	600		600		4000		1000		ns										
time			$2.7~V \leq V_{DD} \leq 5.5~V$	850		850																
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	1000		1000																
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			1500				1500												
			$1.7~V \leq V_{\text{DD}} \leq 5.5~V$	_		—		—		2000												
			$1.6~V \le V_{\text{DD}} \le 5.5~V$	_		—		—														
SCKp high-/ low-level	tкн1, tк∟1	$4.0~V \leq V_{DD} \leq$	5.5 V	tксү1/2 - 12		tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns										
width		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		tксү1/2 - 18																		
	$2.4 \text{ V} \leq \text{Vbt}$		5.5 V	tксү1/2 - 38																		
		$1.8~V \leq V_{DD} \leq$																				
		$1.7~V \leq V_{DD} \leq$	_		—		-		tксү1/2													
		$1.6~V \leq V \text{dd} \leq$	$1.6~V \leq V_{DD} \leq 5.5~V$			—		—		- 100												
Slp setup	tsik1	$4.0~V \leq V_{DD} \leq$	5.5 V	44		110		110		110		ns										
time (to SCKp↑)		$2.7~V \leq V_{DD} \leq$	5.5 V																			
Note 1		$2.4~V \leq V_{DD} \leq$	5.5 V	75																		
		$1.8~V \leq V_{DD} \leq$	5.5 V	-																		
		$1.7~V \leq V_{DD} \leq$	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	-		—		—		220		
		$1.6~V \leq V_{DD} \leq$	5.5 V	-		—		—														
Slp hold	tksi1	$2.4~V \leq V_{DD} \leq$	5.5 V	19		19		19		19		ns										
time (from SCKp↑)		$1.8~V \leq V_{DD} \leq$	5.5 V	—																		
Note 2		$1.6~V \leq V_{DD} \leq$	5.5 V	-		-		—														
Delay time	tkso1	C = 30 pF	$2.4~V \leq V_{DD} \leq 5.5~V$		150		250		250		300	ns										
from SCKp↓ to SOp		Note 4	$1.8~V \leq V_{DD} \leq 5.5~V$		_	1																
output Note 3			$1.6~V \leq V_{DD} \leq 5.5~V$		_		_		_													

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 4 and 12)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (4)

Parameter	Symbol	Cond	itions	HS (high-sp Mo	,	LS (low-sp Mo	,		v-power mode	LV (low- main)	•	Uni
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V$	fмск > 20 MHz	8/fмск		—		_		—		ns
Note 3			fмск \leq 20 MHz	6/fмск		6/fмск		6/fмск		6/fмск		
		$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	fмск > 16 MHz	8/fмск		—		-		—	—	
			fмск \leq 16 MHz	6/fмск		6/fмск		6/fмск		6/fмск		
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V$		6/fмск and 500								
		$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$		6/fмск and 750		6/fмск and 1500						
		$1.7~V \leq EV_{DD} \leq 5.5V$		6/fмск and 1500		6/fмск and 1500						
		$1.6~V \le EV_{\text{DD}} \le 5.5~V$		—								
SCKp high-/ low-level width	tкн2, tк∟2	$4.0~V \leq EV_{DD} \leq 5.5~V$		tксү2/2 - 7		tксү2/2 - 7		tксү2/2 - 7		tксү2/2 - 7		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		tксү2/2 - 8		tксү2/2 - 8		tксү2/2 - 8		tксү2/2 - 8		
		$1.8~V \leq EV_{DD} \leq 5.5~V$		tксү2/2 - 18		tксү2/2 - 18		tксү2/2 - 18		tксү2/2 - 18		
		$1.7~V \leq EV_{DD} \leq 5.5~V$		tксү2/2 - 66		tксү2/2 - 66		tксү2/2 - 66		tксү2/2 - 66		
		$1.6~V \le EV_{\text{DD}} \le 5.5~V$		—								
Slp setup time (to SCKp↑)	tsık2	$2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$		1/fмск + 20		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
Note 1		$1.8~V \leq EV_{\text{DD}} \leq 5.5~V$		1/fмск + 30		1/fмск + 30		1/fмск + 30		1/fмск + 30		
		$1.7~V \leq EV_{DD} \leq 5.5~V$		1/fмск + 40		1/fмск + 40		1/fмск + 40		1/fмск + 40]
		$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$		—								
Slp hold time (from SCKp↑)	tĸsı2	$1.8~V \leq EV_{DD} \leq 5.5~V$		1/fмск + 31		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Note 2		$1.7~V \leq EV_{DD} \leq 5.5~V$		1/fмск + 250		1/fмск + 250		1/fмск + 250		1/fмск + 250]
		$1.6~V \leq EV_{\text{DD}} \leq 5.5~V$		—								

When P01, P32, P53, P54 and P56 are used as SOmn pins $(T_A = -40 \text{ to } +85^{\circ}\text{C} \cdot 1.6 \text{ V} < \text{EV}_{DD} < \text{V}_{DD} < 5.5 \text{ V} \cdot \text{V}_{SS} = 0.\text{V})$

When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp_J" when Note 1. DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.


Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input Caution mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)


Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))







UART mode bit width (during communication at different potential) (reference)



- **Remark 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance, Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3, 5 and 12)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))




(9) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symb ol	C	Conditions		h-speed Mode		/-speed Mode		w-power mode		-voltage Mode	Unit
	OI			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tксү2	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V,$	20 MHz < f_{MCK} \leq 24 MHz	12/fмск		_		_		_		ns
time Note 1		$2.7~V \leq Vb \leq 4.0~V$	$8 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	10/fмск		_		_		_		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	8/fмск		16/fмск		_		—		ns
			$f_{MCK} \leq 4 \ MHz$	6/fмск		10/fмск		10/fмск		10/fмск		ns
		$2.7~V \leq EV_{\text{DD}} < 4.0~V,$	20 MHz < $f_{MCK} \le 24$ MHz	16/fмск		_		_		_		ns
		$2.3~V \leq Vb \leq 2.7~V$	16 MHz < fмск ≤ 20 MHz	14/fмск		—		_		—		ns
			$8 \text{ MHz} < f_{MCK} \le 16 \text{ MHz}$	12/fмск		-		_		_		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	8/fмск		16/fмск		_		—		ns
			$f_{MCK} \leq 4 \ MHz$	6/fмск		10/fмск		10/fмск		10/fмск		ns
		$1.8~V \leq EV_{\text{DD}} < 2.7~V,$	20 MHz < fмск ≤ 24 MHz	36/fмск		-		_		_		ns
		1.6 V ≤ Vb ≤ 2.0 V Note 2	$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	32/fмск		-		_		_		ns
		1010 2	$8 \text{ MHz} < f_{MCK} \le 16 \text{ MHz}$	26/fмск		-		_		_		ns
		$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/fмск		16/fмск		_		—		ns	
			$f_{MCK} \leq 4 \ MHz$	10/fмск		10/fмск		10/fмск		10/fмск		ns
SCKp high-/ tkH2,	tкн2,	$4.0~V \leq EV_{\text{DD}} \leq 5.5~V,~2.2$	$7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V}$	tксү2/2 - 12		tксү2/2		tксү2/2		tксү2/2 -		ns
low-level width	tĸ∟2					- 50		- 50		50		
Width		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3$	tксү2/2 - 18		tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns	
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.0 \text{ C}$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns	
SIp setup time (to	tsıĸ2	$4.0~V \leq EV_{DD} \leq 5.5~V,~2.7$	$7~V \leq Vb \leq 4.0~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SCKp↑) Note 3		$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, 2.3 \text{ V}$	$3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.0 \text{ C}$	$6~V \leq Vb \leq 2.0~V~\text{Note 2}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fмск + 31		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓	tkso2	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	7 V \leq Vb \leq 4.0 V,		2/fмск + 120		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns
to SOp output ^{Note 4}		$\begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		2/fмск + 214		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns	
		$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.0 \text{ C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega$	$6 \text{ V} \leq \text{Vb} \leq 2.0 \text{ V}$ Note 2,		2/fмск + 573		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns


(TA = -40 to 85°C, 1.8 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)


(Notes, Caution and Remarks are listed on the next page.)





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)



(10) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (simplified I²C mode)

Parameter	Sym bol	Conditions		h-speed Mode		v-speed Mode	•	v-power mode		-voltage Mode	Unit
	DOI		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$\label{eq:VDD} \begin{array}{l} 4.0 \mbox{ V} \leq EV_{DD} \leq 5.5 \mbox{ V}, 2.7 \mbox{ V} \leq V_b \leq 4.0 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k} \Omega \end{array}$		1000 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		$\label{eq:V_star} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{array}$		400 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		$\label{eq:V_star} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 2}, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		300 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
Hold time when SCLr	tLow	$\label{eq:states} \begin{array}{l} 4.0 \mbox{ V} \leq \mbox{EV}_{DD} \leq 5.5 \mbox{ V}, 2.7 \mbox{ V} \leq \mbox{V}_b \leq 4.0 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \Omega \end{array}$	475		1550		1550		1550		ns
= "L"		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	475		1550		1550		1550		ns
		$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{array}$	1150		1550		1550		1550		ns
		$\label{eq:V_b} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1150		1550		1550		1550		ns
		$\label{eq:V} \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 2}, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	1550		1550		1550		1550		ns
Hold time when SCLr	tніgн	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	245		610		610		610		ns
= "H"		$\label{eq:V_b} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		610		ns
		$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{array}$	675		610		610		610		ns
		$\label{eq:V_star} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	600		610		610		610		ns
		$\label{eq:V} \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 2}, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	610		610		610		610		ns
Data setup time (reception)	tsu: DAT	$\label{eq:linear} \begin{split} 4.0~V &\leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,\\ C_b &= 50~pF,~R_b = 2.7~k\Omega \end{split}$	1/fмск + 135 Note 3		1/fмск + 190 Note 2		1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
		$\label{eq:linear} \begin{split} & 2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1/fмск + 135 Note 3		1/fмск + 190 Note 2		1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{array}$	1/fмск + 190 Note 3		ns						
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 Note 3		ns						
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq EV_{DD} < 4.0 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 2}, \\ C_b = 100 \ pF, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	1/fмск + 190 Note 3		ns						
Data hold time (transmission)	thd: DAT	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	0	305	ns
		$\label{eq:V_star} \begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \text{V}, \ 2.3 \ \text{V} \leq \text{V}_{b} \leq 2.7 \ \text{V}, \\ \\ C_{b} = 50 \ \text{pF}, \ R_{b} = 2.7 \ \text{k}\Omega \end{array}$	0	305	0	305	0	305	0	305	ns
		$\begin{array}{l} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{array}$	0	355	0	355	0	355	0	355	ns
		$\label{eq:bound} \begin{array}{l} 2.7 \ V \leq EV_{DD} \mbox{ < } 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b \mbox{ = } 100 \ pF, \ R_b \mbox{ = } 2.7 \ k\Omega \end{array}$	0	355	0	355	0	355	0	355	ns
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 2}, \\ C_b = 100 \ pF, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	0	405	0	405	0	405	0	405	ns

(TA = -40 to 85°C, 1.8 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)



(2) I²C fast mode

(TA = -40 to +85°C, 1.6 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Co	Conditions		high- l main) ode	speed	(low- l main) ode	power	Low- r main) ode	vol	(low- tage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency			$2.7~V \leq EV_{\text{DD}} \leq 5.5~V$	0	400	0	400	0	400	0	400	kHz
		fclk ≥ 3.5 MHz	$1.8~V \leq EV_{DD} \leq 5.5~V$	0	400	0	400	0	400	0	400	kHz
Setup time of restart	tsu: sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		0.6		0.6		0.6		0.6		μs
condition		$1.8~V \leq EV_{DD} \leq 5.5~V$		0.6		0.6		0.6		0.6		μs
Hold time Note 1	thd: STA	$2.7~V \leq EV_{DD} \leq 5.5~V$		0.6		0.6		0.6		0.6		μs
		$1.8~V \leq EV_{DD} \leq 5.5~V$		0.6		0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	tLOW	$2.7~V \leq EV_{DD} \leq 5$	5.5 V	1.3		1.3		1.3		1.3		μs
		$1.8 \text{ V} \leq EV_{DD} \leq 5$	5.5 V	1.3		1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{DD} \leq 5$	5.5 V	0.6		0.6		0.6		0.6		μs
		$1.8 \text{ V} \leq EV_{DD} \leq 5$	5.5 V	0.6		0.6		0.6		0.6		μs
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD} \leq 5$	5.5 V	100		100		100		100		ns
		$1.8 \text{ V} \leq EV_{DD} \leq 5$	5.5 V	100		100		100		100		ns
Data hold time (transmission)	thd: dat	$2.7~V \leq EV_{DD} \leq 5$	5.5 V	0	0.9	0	0.9	0	0.9	0	0.9	μs
Note 2		$1.8~V \le EV_{DD} \le 5$	5.5 V	0	0.9	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsu: sto	$2.7 \text{ V} \leq EV_{DD} \leq 5$	5.5 V	0.6		0.6		0.6		0.6		μs
		$1.8~V \le EV_{DD} \le 5$	5.5 V	0.6		0.6		0.6		0.6		μs
Bus-free time	t BUF	$2.7 \text{ V} \leq EV_{DD} \leq 5$	5.5 V	1.3		1.3		1.3		1.3		μs
		$1.8 \text{ V} \leq EV_{DD} \leq 5$	$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DEAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: Cb = 320 pF, Rb = 1.1 k Ω



3.2 Oscillator Characteristics

3.2.1 X1 characteristics

<R>

(Ta = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Resonator	Resonator	Conditions	MIN. TYP.		MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4~V \leq V \text{DD} < 2.7~V$	1.0		16.0	
		$1.8~V \leq V \text{DD} < 2.4~V$	1.0		8.0	
		$1.6~V \leq V \text{DD} < 1.8~V$	1.0		4.0	

Note Indicates only permissible oscillator frequency ranges. Refer to **3.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to 6.4 System Clock Oscillator in the RL78/G11 User's Manual.

3.2.2 On-chip oscillator characteristics

<R>

<R>

<R>

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit	
High-speed on-chip oscillator clock frequency Notes 1, 2	fін	$2.7~V \leq V \text{dd} \leq 5.5~V$	1		24	MHz	
		$2.4~V \leq V_{DD} \leq 5.5~V$	1		16		
High-speed on-chip oscillator clock frequency accuracy		TA = +85°C to +105°C	-2		2	%	
		TA = -20°C to +85°C	-1		1	%	
		$T_A = -40^{\circ}C$ to $-20^{\circ}C$	-1.5		1.5	%	
Middle-speed on-chip oscillator oscillation frequency Note 2	fім		1		4	MHz	
Middle-speed on-chip oscillator oscillation frequency accuracy			-12		+12	%	
Temperature drift of Middle-speed on-chip oscillator oscillation frequency accuracy	DIMT			0.008		%/°C	
Voltage drift of Middle-speed on-chip oscillator oscillation frequency accuracy	Ы₩∨	TA = 25°C		0.02		%/V	
Low-speed on-chip oscillator clock frequency Note 2	fı∟			15		kHz	
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%	

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to 3.4 AC Characteristics for instruction execution time.

(2/3)

							(2/0			
Parameter	Symbol		Conditions					TYP.	MAX.	Unit
Supply current	IDD2	HALT	HS (high-speed main) mode	fHOCO = 48 MHz Note 3 VDD = 5.0 V		0.59	3.45	mA		
Note 1 Note 2 m	Note 2	mode		fiH = 24 MHz Note 4	V _{DD} = 3.0 V			0.59	3.45	
			fHOCO = 24 MHz Note 3 VDD = 5.0 V				0.41	2.85	1	
				fiH = 16 MHz Note 4	V _{DD} = 3.0 V			0.41	2.85	
				fHOCO = 16 MHz Note 3	V _{DD} = 5.0 V			0.39	2.08	
				fiH = 16 MHz Note 4	V _{DD} = 3.0 V	3.0 V		0.39	2.08	
			HS (high-speed main) mode	f _{MX} = 20 MHz Note 3	V _{DD} = 5.0 V	Square wave input		0.20	2.45	mA
						Resonator connection		0.40	2.57	1
					V _{DD} = 3.0 V	Square wave input		0.20	2.45	
						Resonator connection		0.40	2.57	
				f _{MX} = 10 MHz Note 3	V _{DD} = 5.0 V	Square wave input		0.15	1.28	
						Resonator connection		0.30	1.36	
					V _{DD} = 3.0 V	Square wave input		0.15	1.28	
						Resonator connection		0.30	1.36]
			Subsystem clock operation	$f_{IL} = 15 \text{ kHz}, T_A = -40^{\circ} \text{C} \text{ Note } 5$				0.48	1.22	μA
				fill = 15 kHz, TA = +25°C Note 5				0.55	1.22	
				f _{IL} = 15 kHz, T _A = +85°C Note 5				0.80	3.30	
		fiL = 15 kHz, T _A = +105°C Note 5				2.00	17.3			

(TA = -40 to +105°C, 2.4 V \leq EVDD $\leq~$ VDD \leq 5.5 V, Vss = 0 V)

Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.

Note 2. When the HALT instruction is executed in the flash memory.

Note 3. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

Note 4. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.

Note 5. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 2. fill: High-speed on-chip oscillator clock frequency (24 MHz max.)


Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)

Remark 4. fiL: Low-speed on-chip oscillator clock frequency

Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)

Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C







3.5 **Peripheral Functions Characteristics**

AC Timing Test Points

Viн/Voн VIH/VOH Test points ~ VIL/VOL VIL/VOL -



(1/2)

(6) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V \leq EVDD \leq VDD \leq 5.5 V, Vss = 0 V)

HS (high-speed main) Mode Symbol Parameter Conditions Unit MIN. MAX. SCKp cycle time tkCY1 tkcy1 ≥ 4/fclk $4.0 \text{ V} \leq EV_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq V_b \leq 4.0 \text{ V},$ 600 ns $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ $2.7~\text{V} \leq EV_{\text{DD}} < 4.0~\text{V},~2.3~\text{V} \leq V_{\text{b}} \leq 2.7~\text{V},$ 1000 ns C_b = 30 pF, R_b = 2.7 k Ω 2300 $2.4~V \leq EV_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$ ns C_b = 30 pF, R_b = 5.5 k Ω $4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ SCKp high-level width tkH1 tkcy1/2 - 150 ns $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ tkcy1/2 - 340 $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ ns C_b = 30 pF, R_b = 2.7 k Ω $2.4~V \leq EV_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$ tkcy1/2 - 916 ns $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$ $4.0 \text{ V} \le EV_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_b \le 4.0 \text{ V},$ SCKp low-level width tkcy1/2 - 24 tĸ∟1 ns $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ tkcy1/2 - 36 $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ ns $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ $2.4 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ tkcy1/2 - 100 ns $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the page after the next page.)



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
 - "Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: industrial robots: etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document

Refer to "http://www.renesas.com/" for the latest and detailed information.

- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics. 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tel: +1-408-432-8888, Fax: +1-408-434-5351 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 **Renesas Electronics Europe GmbH** Arcadiastrasse 10, 40472 Düsseldorf, Germar Tel: +49-211-6503-0, Fax: +49-211-6503-132 Renesas Electronics (China) Co., Ltd. Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Unit 1601-1611, 16/F., Tower 2, Grand Cent Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600. Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338