



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 11x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1057agna-u0


1.2 Ordering Information

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G11



<R>

1.5.4 24-pin, 25-pin products



Note 25-pin products

(2/2)

<R>

<R>

Item		10-pin	16-pin	20-pin	24-pin	25-pin
		R5F1051A	R5F1054A	R5F1056A	R5F1057A	R5F1058A
Clock output/buzzer output		1		2		
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation) • 117 Hz, 234 Hz, 469 Hz, 938 Hz, 1.875 kHz, 3.75 kHz, 7.5 kHz, 15 kHz (subsystem clock: f _{IL} = 15 kHz operation)				
10-bit resolution A/D converter	External	3 channels	8 channels	10 channels	11 channels	
	Internal	1 channel				
8-bit D/A converter		1 channel	2 channels			
Comparator (Window Comparator)		1 channel	2 channels			
PGA		1 channel				
Data Operation Circuit (DOC)		Comparison, addition, and subtraction of 16-bit data				
Serial interface		[10-pin products] • CSI: 1 channel/UART: 1 channel [16-pin products] • CSI: 2 channels/UART: 2 channels/simplified I ² C: 1 channel [20-pin products] • CSI: 3 channel/UART: 2 channel/simplified I ² C: 3 channel [24-pin, 25-pin products] • CSI: 4 channels/UART: 2 channel/simplified I ² C: 4 channels				
		I ² C bus	None	1 channel	2 channels	
Data transfer controller (DTC)		13 sources	22 sources	23 sources	24 sources	
Event link controller (ELC)		Event input: 11 Event trigger output: 3	Event input: 16 Event trigger output: 4	Event input: 17 Event trigger output: 4	Event input: 18 Event trigger output: 4	
Vectored interrupt sources	Internal	20	24	25		
	External	3	9	10	13	
Key interrupt		None	3	5	8	
Reset		• Reset by $\overline{\text{RESET}}$ pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution • Internal reset by RAM parity error • Internal reset by illegal-memory access				
Power-on-reset circuit		• Power-on-reset: 1.51 ± 0.04V (T _A = -40 to +85°C) 1.51 ± 0.06V (T _A = +85 to +105°C) • Power-down-reset: 1.50 ± 0.04 V (T _A = -40 to +85°C) 1.51 ± 0.06V (T _A = +85 to +105°C)				
Voltage detector	Power on	1.67 V to 4.06 V (14 stages)				
	Power down	1.63 V to 3.98 V (14 stages)				
On-chip debug function		Provided (Disable to tracing)				
Power supply voltage		V _{DD} = 1.6 to 5.5 V				
Operating ambient temperature		T _A = -40 to +85°C (Consumer applications) T _A = -40 to +105°C (Industrial applications)				

2.2 Oscillator Characteristics

2.2.1 X1 characteristics

(TA = -40 to +85°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) ^{Note}	Ceramic resonator/ crystal resonator	2.7 V ≤ VDD ≤ 5.5 V	1.0		20.0	MHz
		2.4 V ≤ VDD < 2.7 V	1.0		16.0	
		1.8 V ≤ VDD < 2.4 V	1.0		8.0	
		1.6 V ≤ VDD < 1.8 V	1.0		4.0	

Note Indicates only permissible oscillator frequency ranges. Refer to **2.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to **6.4 System Clock Oscillator** in the RL78/G11 User's Manual.

2.2.2 On-chip oscillator characteristics

(TA = -40 to +85°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	f _{IH}	2.7 V ≤ VDD ≤ 5.5 V		1		24	MHz
		2.4 V ≤ VDD ≤ 5.5 V		1		16	
		1.8 V ≤ VDD ≤ 5.5 V		1		8	
		1.6 V ≤ VDD ≤ 5.5 V		1		4	
High-speed on-chip oscillator clock frequency accuracy		TA = -20 to +85°C	1.8 V ≤ VDD ≤ 5.5 V	-1		1	%
			1.6 V ≤ VDD < 1.8 V	-5		5	
		TA = -40 to -20°C	1.8 V ≤ VDD ≤ 5.5 V	-1.5		1.5	%
			1.6 V ≤ VDD < 1.8 V	-5.5		5.5	
Middle-speed on-chip oscillator oscillation frequency ^{Note 2}	f _{IM}			1		4	MHz
Middle-speed on-chip oscillator oscillation frequency accuracy				-12		+12	%
Temperature drift of Middle-speed on-chip oscillator oscillation frequency accuracy	D _{IMT}				0.008		%/°C
Voltage drift of Middle-speed on-chip oscillator oscillation frequency accuracy	D _{IMV}	TA = 25°C	2.1 V ≤ VDD ≤ 5.5 V		0.02		%/V
			2.0 V ≤ VDD < 2.1 V		-12		
			1.6 V ≤ VDD < 2.0 V		10		
Low-speed on-chip oscillator clock frequency ^{Note 2}	f _{IL}				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to **2.4 AC Characteristics** for instruction execution time.

2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)


(1/4)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD1	Operating mode	Basic operation	HS (high-speed main) mode	fHOCO = 48 MHz ^{Note 3} fIH = 24 MHz ^{Note 3}	VDD = 5.0 V		1.7	mA
						VDD = 3.0 V		1.7	
					fHOCO = 24 MHz ^{Note 3} fIH = 24 MHz ^{Note 3}	VDD = 5.0 V		1.4	
						VDD = 3.0 V		1.4	
			Normal operation	HS (high-speed main) mode	fHOCO = 48 MHz ^{Note 3} fIH = 24 MHz ^{Note 3}	VDD = 5.0 V		3.5	mA
						VDD = 3.0 V		3.5	
					fHOCO = 24 MHz ^{Note 3} fIH = 24 MHz ^{Note 3}	VDD = 5.0 V		3.2	
						VDD = 3.0 V		3.2	
					fHOCO = 16 MHz ^{Note 3} fIH = 16 MHz ^{Note 3}	VDD = 5.0 V		2.4	mA
						VDD = 3.0 V		2.4	
			Normal operation	LS (low-speed main) mode (MCSEL = 0)	fIH = 8 MHz ^{Note 3}	VDD = 3.0 V		1.1	mA
						VDD = 2.0 V		1.1	
			Normal operation	LS (low-speed main) mode (MCSEL = 1)	fIH = 4 MHz ^{Note 3}	VDD = 3.0 V		0.72	mA
						VDD = 2.0 V		0.72	
					fIM = 4 MHz ^{Note 6}	VDD = 3.0 V		0.58	
						VDD = 2.0 V		0.58	
			Normal operation	LV (low-voltage main) mode	fIH = 4 MHz ^{Note 3}	VDD = 3.0 V		1.2	mA
						VDD = 2.0 V		1.2	
			Normal operation	LP (low-power main) mode (MCSEL = 1)	fIH = 1 MHz ^{Note 3}	VDD = 3.0 V		290	μA
						VDD = 2.0 V		290	
					fIM = 1 MHz ^{Note 6}	VDD = 3.0 V		124	
						VDD = 2.0 V		124	
			Normal operation	HS (high-speed main) mode	fMX = 20 MHz ^{Note 2}	VDD = 5.0 V	Square wave input	2.7	mA
							Resonator connection	2.8	
						VDD = 3.0 V	Square wave input	2.7	
							Resonator connection	2.8	
					fMX = 10 MHz ^{Note 2}	VDD = 5.0 V	Square wave input	1.8	
							Resonator connection	1.9	
						VDD = 3.0 V	Square wave input	1.8	
							Resonator connection	1.9	
			Normal operation	LS (low-speed main) mode (MCSEL = 0)	fMX = 8 MHz ^{Note 2}	VDD = 3.0 V	Square wave input	0.9	mA
							Resonator connection	1.0	
			Normal operation	LS (low-speed main) mode (MCSEL = 0)	fMX = 8 MHz ^{Note 2}	VDD = 2.0 V	Square wave input	0.9	mA
							Resonator connection	1.0	
			Normal operation	LS (low-speed main) mode (MCSEL = 1)	fMX = 4 MHz ^{Note 2}	VDD = 3.0 V	Square wave input	0.6	mA
							Resonator connection	0.6	
			Normal operation	LS (low-speed main) mode (MCSEL = 1)	fMX = 4 MHz ^{Note 2}	VDD = 2.0 V	Square wave input	0.6	mA
							Resonator connection	0.6	
			Normal operation	LP (low-power main) mode (MCSEL = 1)	fMX = 1 MHz ^{Note 2}	VDD = 3.0 V	Square wave input	100	μA
							Resonator connection	145	
					fMX = 1 MHz ^{Note 2}	VDD = 2.0 V	Square wave input	100	
							Resonator connection	145	

(Notes and Remarks are listed on the next page.)

2.5 Peripheral Functions Characteristics

AC Timing Test Points



(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)**When P01, P32, P53, P54 and P56 are used as SOMn pins****(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LP (Low-power main) mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	tkCY1 ≥ 4/fCLK	2.7 V ≤ EVDD ≤ 5.5 V	167		500		4000		1000		ns
			2.4 V ≤ EVDD ≤ 5.5 V	250								
			1.8 V ≤ EVDD ≤ 5.5 V	500								
			1.7 V ≤ EVDD ≤ 5.5 V	1000								
			1.6 V ≤ EVDD ≤ 5.5 V	Using prohibited		1000						
SCKp high-/low-level width	tkH1, tkL1	4.0 V ≤ EVDD ≤ 5.5 V		tkCY1/2 - 12		tkCY1/2 - 50		tkCY1/2 - 50		tkCY1/2 - 50		ns
		2.7 V ≤ EVDD ≤ 5.5 V		tkCY1/2 - 18								
		2.4 V ≤ EVDD ≤ 5.5 V		tkCY1/2 - 38								
		1.8 V ≤ EVDD ≤ 5.5 V		tkCY1/2 - 50								
		1.7 V ≤ EVDD ≤ 5.5 V		tkCY1/2 - 100		tkCY1/2 - 100		tkCY1/2 - 100		tkCY1/2 - 100		
		1.6 V ≤ EVDD ≤ 5.5 V		Using prohibited								
Slp setup time (to SCKp↑) Note 1	tsIK1	4.0 V ≤ EVDD ≤ 5.5 V		44		110		110		110		ns
		2.7 V ≤ EVDD ≤ 5.5 V										
		2.4 V ≤ EVDD ≤ 5.5 V		75								
		1.8 V ≤ EVDD ≤ 5.5 V		110								
		1.7 V ≤ EVDD ≤ 5.5 V		220		220		220		220		
		1.6 V ≤ EVDD ≤ 5.5 V		Using prohibited								
Slp hold time (from SCKp↑) Note 2	tkSI1	1.7 V ≤ EVDD ≤ 5.5 V		19		19		19		19		ns
		1.6 V ≤ EVDD ≤ 5.5 V		Using prohibited								
Delay time from SCKp↓ to SOp output Note 3	tkSO1	C = 30 pF Note 4	1.7 V ≤ EVDD ≤ 5.5 V		33.4		33.4		33.4		33.4	ns
			1.6 V ≤ EVDD ≤ 5.5 V		Using prohibited							

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

Remark 2. fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

When P20 is used as SO10 pin**(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LP (Low-power main) mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t _{KCY1}	t _{KCY1} ≥ 4/f _{CLK}	4.0 V ≤ V _{DD} ≤ 5.5 V	600		600		4000		1000		ns
			2.7 V ≤ V _{DD} ≤ 5.5 V	850		850						
			2.4 V ≤ V _{DD} ≤ 5.5 V	1000		1000						
			1.8 V ≤ V _{DD} ≤ 5.5 V	—		1500				1500		
			1.7 V ≤ V _{DD} ≤ 5.5 V	—		—		—		2000		
			1.6 V ≤ V _{DD} ≤ 5.5 V	—		—		—				
SCKp high-/low-level width	t _{KH1} , t _{KL1}	4.0 V ≤ V _{DD} ≤ 5.5 V		t _{KCY1} /2 - 12		t _{KCY1} /2 - 50		t _{KCY1} /2 - 50		t _{KCY1} /2 - 50		ns
		2.7 V ≤ V _{DD} ≤ 5.5 V		t _{KCY1} /2 - 18								
		2.4 V ≤ V _{DD} ≤ 5.5 V		t _{KCY1} /2 - 38								
		1.8 V ≤ V _{DD} ≤ 5.5 V		—								
		1.7 V ≤ V _{DD} ≤ 5.5 V		—		—		—		t _{KCY1} /2 - 100		
		1.6 V ≤ V _{DD} ≤ 5.5 V		—		—		—				
Slp setup time (to SCKp↑) Note 1	t _{SIK1}	4.0 V ≤ V _{DD} ≤ 5.5 V		44		110		110		110		ns
		2.7 V ≤ V _{DD} ≤ 5.5 V										
		2.4 V ≤ V _{DD} ≤ 5.5 V		75								
		1.8 V ≤ V _{DD} ≤ 5.5 V		—								
		1.7 V ≤ V _{DD} ≤ 5.5 V		—		—		—		220		
		1.6 V ≤ V _{DD} ≤ 5.5 V		—		—		—				
Slp hold time (from SCKp↑) Note 2	t _{KSI1}	2.4 V ≤ V _{DD} ≤ 5.5 V		19		19		19		19		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V		—								
		1.6 V ≤ V _{DD} ≤ 5.5 V		—		—		—				
Delay time from SCKp↓ to SOp output Note 3	t _{KSO1}	C = 30 pF Note 4	2.4 V ≤ V _{DD} ≤ 5.5 V		150		250		250		300	ns
			1.8 V ≤ V _{DD} ≤ 5.5 V		—							
			1.6 V ≤ V _{DD} ≤ 5.5 V		—		—		—			

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 4 and 12)

Remark 2. f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

When P01, P32, P53, P54 and P56 are used as SOMn pins

(TA = -40 to +85°C, 1.6 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

(1/2)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LP (Low-power main) mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 3	tkCY2	4.0 V ≤ EVDD ≤ 5.5 V	fMCK > 20 MHz	8/fMCK		—		—		—		ns
			fMCK ≤ 20 MHz	6/fMCK		6/fMCK		6/fMCK		6/fMCK		
		2.7 V ≤ EVDD ≤ 5.5 V	fMCK > 16 MHz	8/fMCK		—		—		—		
			fMCK ≤ 16 MHz	6/fMCK		6/fMCK		6/fMCK		6/fMCK		
		2.4 V ≤ EVDD ≤ 5.5 V		6/fMCK and 500								
		1.8 V ≤ EVDD ≤ 5.5 V		6/fMCK and 750								
		1.7 V ≤ EVDD ≤ 5.5 V		6/fMCK and 1500		6/fMCK and 1500						
		1.6 V ≤ EVDD ≤ 5.5 V		—								
SCKp high-/low-level width	tkH2, tkL2	4.0 V ≤ EVDD ≤ 5.5 V		tkCY2/2 - 7		tkCY2/2 - 7		tkCY2/2 - 7		tkCY2/2 - 7		ns
		2.7 V ≤ EVDD ≤ 5.5 V		tkCY2/2 - 8		tkCY2/2 - 8		tkCY2/2 - 8		tkCY2/2 - 8		
		1.8 V ≤ EVDD ≤ 5.5 V		tkCY2/2 - 18		tkCY2/2 - 18		tkCY2/2 - 18		tkCY2/2 - 18		
		1.7 V ≤ EVDD ≤ 5.5 V		tkCY2/2 - 66		tkCY2/2 - 66		tkCY2/2 - 66		tkCY2/2 - 66		
		1.6 V ≤ EVDD ≤ 5.5 V		—								
Slp setup time (to SCKp↑) Note 1	tsIK2	2.7 V ≤ EVDD ≤ 5.5 V		1/fMCK + 20		1/fMCK + 30		1/fMCK + 30		1/fMCK + 30		ns
		1.8 V ≤ EVDD ≤ 5.5 V		1/fMCK + 30		1/fMCK + 30		1/fMCK + 30		1/fMCK + 30		
		1.7 V ≤ EVDD ≤ 5.5 V		1/fMCK + 40		1/fMCK + 40		1/fMCK + 40		1/fMCK + 40		
		1.6 V ≤ EVDD ≤ 5.5 V		—								
Slp hold time (from SCKp↑) Note 2	tkSI2	1.8 V ≤ EVDD ≤ 5.5 V		1/fMCK + 31		1/fMCK + 31		1/fMCK + 31		1/fMCK + 31		ns
		1.7 V ≤ EVDD ≤ 5.5 V		1/fMCK + 250		1/fMCK + 250		1/fMCK + 250		1/fMCK + 250		
		1.6 V ≤ EVDD ≤ 5.5 V		—								

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.



Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

Remark 2. fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

UART mode connection diagram (during communication at different potential)**UART mode bit width (during communication at different potential) (reference)**

Remark 1. $R_b[\Omega]$: Communication line (TxDq) pull-up resistance, $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage

Remark 2. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3, 5 and 12)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))


(9) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to 85°C, 1.8 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)


Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LP (Low-power main) mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	t _{KCY2}	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	20 MHz < f _{MCK} ≤ 24 MHz	12/f _{MCK}		—		—		—		ns
			8 MHz < f _{MCK} ≤ 20 MHz	10/f _{MCK}		—		—		—		ns
			4 MHz < f _{MCK} ≤ 8 MHz	8/f _{MCK}		16/f _{MCK}		—		—		ns
			f _{MCK} ≤ 4 MHz	6/f _{MCK}		10/f _{MCK}		10/f _{MCK}		10/f _{MCK}		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	20 MHz < f _{MCK} ≤ 24 MHz	16/f _{MCK}		—		—		—		ns
			16 MHz < f _{MCK} ≤ 20 MHz	14/f _{MCK}		—		—		—		ns
			8 MHz < f _{MCK} ≤ 16 MHz	12/f _{MCK}		—		—		—		ns
			4 MHz < f _{MCK} ≤ 8 MHz	8/f _{MCK}		16/f _{MCK}		—		—		ns
			f _{MCK} ≤ 4 MHz	6/f _{MCK}		10/f _{MCK}		10/f _{MCK}		10/f _{MCK}		ns
		1.8 V ≤ EVDD < 2.7 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2	20 MHz < f _{MCK} ≤ 24 MHz	36/f _{MCK}		—		—		—		ns
			16 MHz < f _{MCK} ≤ 20 MHz	32/f _{MCK}		—		—		—		ns
			8 MHz < f _{MCK} ≤ 16 MHz	26/f _{MCK}		—		—		—		ns
			4 MHz < f _{MCK} ≤ 8 MHz	16/f _{MCK}		16/f _{MCK}		—		—		ns
			f _{MCK} ≤ 4 MHz	10/f _{MCK}		10/f _{MCK}		10/f _{MCK}		10/f _{MCK}		ns
SCKp high-/low-level width	t _{KH2} , t _{KL2}	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V		t _{KCY2} /2 - 12		t _{KCY2} /2 - 50		t _{KCY2} /2 - 50		t _{KCY2} /2 - 50		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V		t _{KCY2} /2 - 18		t _{KCY2} /2 - 50		t _{KCY2} /2 - 50		t _{KCY2} /2 - 50		ns
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2		t _{KCY2} /2 - 50		t _{KCY2} /2 - 50		t _{KCY2} /2 - 50		t _{KCY2} /2 - 50		ns
Slp setup time (to SCKp↑) Note 3	t _{SIK2}	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V		1/f _{MCK} + 20		1/f _{MCK} + 30		1/f _{MCK} + 30		1/f _{MCK} + 30		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V		1/f _{MCK} + 20		1/f _{MCK} + 30		1/f _{MCK} + 30		1/f _{MCK} + 30		ns
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2		1/f _{MCK} + 30		1/f _{MCK} + 30		1/f _{MCK} + 30		1/f _{MCK} + 30		ns
Slp hold time (from SCKp↑) Note 3	t _{SH2}			1/f _{MCK} + 31		1/f _{MCK} + 31		1/f _{MCK} + 31		1/f _{MCK} + 31		ns
Delay time from SCKp↓ to SOP output Note 4	t _{SO2}	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ			2/f _{MCK} + 120		2/f _{MCK} + 573		2/f _{MCK} + 573		2/f _{MCK} + 573	ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ			2/f _{MCK} + 214		2/f _{MCK} + 573		2/f _{MCK} + 573		2/f _{MCK} + 573	ns
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 30 pF, Rb = 5.5 kΩ			2/f _{MCK} + 573		2/f _{MCK} + 573		2/f _{MCK} + 573		2/f _{MCK} + 573	ns

(Notes, Caution and Remarks are listed on the next page.)

CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

(10) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (simplified I²C mode)

(TA = -40 to 85°C, 1.8 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LP (Low-power main) mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	f _{SCL}	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ		1000 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ		1000 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ		400 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ		400 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ		300 Note 1		300 Note 1		250 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	t _{LOW}	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	475		1550		1550		1550		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	475		1550		1550		1550		ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	1150		1550		1550		1550		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	1150		1550		1550		1550		ns
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	1550		1550		1550		1550		ns
Hold time when SCLr = "H"	t _{HIGH}	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	245		610		610		610		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	200		610		610		610		ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	675		610		610		610		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	600		610		610		610		ns
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	610		610		610		610		ns
Data setup time (reception)	tsu: DAT	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	1/f _{MCK} + 135 Note 3		1/f _{MCK} + 190 Note 2		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	1/f _{MCK} + 135 Note 3		1/f _{MCK} + 190 Note 2		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		ns
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		1/f _{MCK} + 190 Note 3		ns
Data hold time (transmission)	thd: DAT	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	0	305	0	305	0	305	0	305	ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	0	305	0	305	0	305	0	305	ns
		4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	0	355	0	355	0	355	0	355	ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	0	355	0	355	0	355	0	355	ns
		1.8 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2, Cb = 100 pF, Rb = 5.5 kΩ	0	405	0	405	0	405	0	405	ns

(2) I²C fast mode**(T_A = -40 to +85°C, 1.6 V ≤ EV_{DD} ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)**

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LP (Low-power main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Fast mode: f _{CLK} ≥ 3.5 MHz	2.7 V ≤ EV _{DD} ≤ 5.5 V	0	400	0	400	0	400	0	400	kHz
			1.8 V ≤ EV _{DD} ≤ 5.5 V	0	400	0	400	0	400	0	400	kHz
Setup time of restart condition	t _{su: STA}	2.7 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
Hold time ^{Note 1}	t _{hd: STA}	2.7 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V ≤ EV _{DD} ≤ 5.5 V		1.3		1.3		1.3		1.3		μs
		1.8 V ≤ EV _{DD} ≤ 5.5 V		1.3		1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
Data setup time (reception)	t _{su: DAT}	2.7 V ≤ EV _{DD} ≤ 5.5 V		100		100		100		100		ns
		1.8 V ≤ EV _{DD} ≤ 5.5 V		100		100		100		100		ns
Data hold time (transmission) ^{Note 2}	t _{hd: DAT}	2.7 V ≤ EV _{DD} ≤ 5.5 V		0	0.9	0	0.9	0	0.9	0	0.9	μs
		1.8 V ≤ EV _{DD} ≤ 5.5 V		0	0.9	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	t _{su: STO}	2.7 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		0.6		μs
Bus-free time	t _{BUF}	2.7 V ≤ EV _{DD} ≤ 5.5 V		1.3		1.3		1.3		1.3		μs
		1.8 V ≤ EV _{DD} ≤ 5.5 V		1.3		1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.**Note 2.** The maximum value (MAX.) of t_{hd: DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.**Remark** The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C_b = 320 pF, R_b = 1.1 kΩ

3.2 Oscillator Characteristics

3.2.1 X1 characteristics

<R>

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) ^{Note}	Ceramic resonator/ crystal resonator	2.7 V ≤ VDD ≤ 5.5 V	1.0		20.0	MHz
		2.4 V ≤ VDD < 2.7 V	1.0		16.0	
		1.8 V ≤ VDD < 2.4 V	1.0		8.0	
		1.6 V ≤ VDD < 1.8 V	1.0		4.0	

Note Indicates only permissible oscillator frequency ranges. Refer to **3.4 AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to **6.4 System Clock Oscillator** in the RL78/G11 User's Manual.

3.2.2 On-chip oscillator characteristics

<R>

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	f _{ih}	2.7 V ≤ VDD ≤ 5.5 V	1		24	MHz
		2.4 V ≤ VDD ≤ 5.5 V	1		16	
High-speed on-chip oscillator clock frequency accuracy		TA = +85°C to +105°C	-2		2	%
		TA = -20°C to +85°C	-1		1	%
		TA = -40°C to -20°C	-1.5		1.5	%
Middle-speed on-chip oscillator oscillation frequency ^{Note 2}	f _{im}		1		4	MHz
Middle-speed on-chip oscillator oscillation frequency accuracy			-12		+12	%
Temperature drift of Middle-speed on-chip oscillator oscillation frequency accuracy	DIMT			0.008		%/°C
Voltage drift of Middle-speed on-chip oscillator oscillation frequency accuracy	DIMV	TA = 25°C		0.02		%/V
Low-speed on-chip oscillator clock frequency ^{Note 2}	f _{il}			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to **3.4 AC Characteristics** for instruction execution time.

(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)

(2/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	I _{DD2} Note 2	HALT mode	HS (high-speed main) mode	f _{HOCO} = 48 MHz <small>Note 3</small>	V _{DD} = 5.0 V		0.59	3.45	mA	
				f _{IH} = 24 MHz <small>Note 4</small>	V _{DD} = 3.0 V		0.59	3.45		
				f _{HOCO} = 24 MHz <small>Note 3</small>	V _{DD} = 5.0 V		0.41	2.85		
				f _{IH} = 16 MHz <small>Note 4</small>	V _{DD} = 3.0 V		0.41	2.85		
				f _{HOCO} = 16 MHz <small>Note 3</small>	V _{DD} = 5.0 V		0.39	2.08		
				f _{IH} = 16 MHz <small>Note 4</small>	V _{DD} = 3.0 V		0.39	2.08		
			HS (high-speed main) mode	f _{MX} = 20 MHz <small>Note 3</small>	V _{DD} = 5.0 V	Square wave input		0.20	2.45	mA
						Resonator connection		0.40	2.57	
					V _{DD} = 3.0 V	Square wave input		0.20	2.45	
						Resonator connection		0.40	2.57	
		f _{MX} = 10 MHz <small>Note 3</small>		V _{DD} = 5.0 V	Square wave input		0.15	1.28		
					Resonator connection		0.30	1.36		
				V _{DD} = 3.0 V	Square wave input		0.15	1.28		
					Resonator connection		0.30	1.36		
		Subsystem clock operation	f _{IL} = 15 kHz, T _A = -40°C <small>Note 5</small>					0.48	1.22	μA
			f _{IL} = 15 kHz, T _A = +25°C <small>Note 5</small>					0.55	1.22	
			f _{IL} = 15 kHz, T _A = +85°C <small>Note 5</small>					0.80	3.30	
			f _{IL} = 15 kHz, T _A = +105°C <small>Note 5</small>					2.00	17.3	

Note 1. Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.

Note 2. When the HALT instruction is executed in the flash memory.

Note 3. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

Note 4. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.

Note 5. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.

Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 2. f_{IH}: High-speed on-chip oscillator clock frequency (24 MHz max.)


Remark 3. f_{IM}: Middle-speed on-chip oscillator clock frequency (4 MHz max.)

Remark 4. f_{IL}: Low-speed on-chip oscillator clock frequency



Remark 5. f_{SUB}: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)

Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Interrupt Request Input Timing




Key Interrupt Input Timing

 $\overline{\text{RESET}}$ Input Timing

3.5 Peripheral Functions Characteristics

AC Timing Test Points



(6) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output)**(TA = -40 to +105°C, 2.4 V ≤ EVDD ≤ VDD ≤ 5.5 V, VSS = 0 V)****(1/2)**

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCKp cycle time	tKCY1	tKCY1 ≥ 4/fCLK 4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	600		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	1000		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, Cb = 30 pF, Rb = 5.5 kΩ	2300		ns
SCKp high-level width	tKH1	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tKCY1/2 - 150		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tKCY1/2 - 340		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, Cb = 30 pF, Rb = 5.5 kΩ	tKCY1/2 - 916		ns
SCKp low-level width	tKL1	4.0 V ≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tKCY1/2 - 24		ns
		2.7 V ≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tKCY1/2 - 36		ns
		2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, Cb = 30 pF, Rb = 5.5 kΩ	tKCY1/2 - 100		ns

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.

17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338