



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 4MHz  |
| Connectivity               | I <sup>2</sup> C, SPI   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 22  |
| Program Memory Size        | 3.5KB (2K x 14)   |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 128 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V   |
| Data Converters            | A/D 5x8b  |
| Oscillator Type            | External  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)  |
| Supplier Device Package    | 28-SSOP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16c72a-04-ss">https://www.e-xfl.com/product-detail/microchip-technology/pic16c72a-04-ss</a> |

# PIC16C62B/72A

**TABLE 3-3 PORTB FUNCTIONS**

| Name    | Bit# | Buffer                | Function   |
|---------|------|-----------------------|--|
| RB0/INT | bit0 | TTL/ST <sup>(1)</sup> | Input/output pin or external interrupt input.<br>Internal software programmable weak pull-up.                          |
| RB1     | bit1 | TTL                   | Input/output pin. Internal software programmable weak pull-up.   |
| RB2     | bit2 | TTL                   | Input/output pin. Internal software programmable weak pull-up.   |
| RB3     | bit3 | TTL                   | Input/output pin. Internal software programmable weak pull-up.   |
| RB4     | bit4 | TTL                   | Input/output pin (with interrupt on change).<br>Internal software programmable weak pull-up.                           |
| RB5     | bit5 | TTL                   | Input/output pin (with interrupt on change).<br>Internal software programmable weak pull-up.                           |
| RB6     | bit6 | TTL/ST <sup>(2)</sup> | Input/output pin (with interrupt on change).<br>Internal software programmable weak pull-up. Serial programming clock. |
| RB7     | bit7 | TTL/ST <sup>(2)</sup> | Input/output pin (with interrupt on change).<br>Internal software programmable weak pull-up. Serial programming data.  |

Legend: TTL = TTL input, ST = Schmitt Trigger input

**Note 1:** This buffer is a Schmitt Trigger input when configured as the external interrupt.

**2:** This buffer is a Schmitt Trigger input when used in serial programming mode.

**TABLE 3-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB**

| Address | Name       | Bit 7                         | Bit 6  | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on:<br>POR,<br>BOR | Value on all<br>other resets |
|---------|------------|-------------------------------|--------|-------|-------|-------|-------|-------|-------|--------------------------|------------------------------|
| 06h     | PORTB      | RB7                           | RB6    | RB5   | RB4   | RB3   | RB2   | RB1   | RB0   | xxxx xxxx                | uuuu uuuu                    |
| 86h     | TRISB      | PORTB Data Direction Register |        |       |       |       |       |       |       | 1111 1111                | 1111 1111                    |
| 81h     | OPTION_REG | RBPU                          | INTEDG | T0CS  | T0SE  | PSA   | PS2   | PS1   | PS0   | 1111 1111                | 1111 1111                    |

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

# PIC16C62B/72A

**TABLE 8-1 REGISTERS ASSOCIATED WITH SPI OPERATION**

| Address | Name    | Bit 7  | Bit 6 | Bit 5                         | Bit 4 | Bit 3 | Bit 2        | Bit 1  | Bit 0  | Value on POR, BOR | Value on all other resets |
|---------|---------|--|-------|-------------------------------|-------|-------|--------------|--------|--------|-------------------|---------------------------|
| 0Bh,8Bh | INTCON  | GIE  | PEIE  | T0IE                          | INTE  | RBIE  | T0IF         | INTF   | RBIF   | 0000 000x         | 0000 000u                 |
| 0Ch     | PIR1    | —  | ADIF  | —                             | —     | SSPIF | CCP1IF       | TMR2IF | TMR1IF | -0-- 0000         | -0-- 0000                 |
| 8Ch     | PIE1    | —  | ADIE  | —                             | —     | SSPIE | CCP1IE       | TMR2IE | TMR1IE | -0-- 0000         | -0-- 0000                 |
| 13h     | SSPBUF  | Synchronous Serial Port Receive Buffer/Transmit Register |       |                               |       |       |              |        |        | xxxx xxxx         | uuuu uuuu                 |
| 14h     | SSPCON  | WCOL   | SSPOV | SSPEN                         | CKP   | SSPM3 | SSPM2        | SSPM1  | SSPM0  | 0000 0000         | 0000 0000                 |
| 94h     | SSPSTAT | SMP  | CKE   | D/ $\bar{A}$                  | P     | S     | R/ $\bar{W}$ | UA     | BF     | 0000 0000         | 0000 0000                 |
| 85h     | TRISA   | —  | —     | PORTA Data Direction Register |       |       |              |        |        | --11 1111         | --11 1111                 |
| 87h     | TRISC   | PORTC Data Direction Register                            |       |                               |       |       |              |        |        | 1111 1111         | 1111 1111                 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.


When the A/D conversion is complete, the result is loaded into the ADRES register, the  $\overline{GO/DONE}$  bit,  $ADCON0\langle 2 \rangle$ , is cleared, and the A/D interrupt flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 9-1.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 9.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

1. Configure the A/D module:
  - Configure analog pins / voltage reference / and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
3. Wait the required acquisition time.
4. Start conversion:
  - Set  $\overline{GO/DONE}$  bit (ADCON0)
5. Wait for A/D conversion to complete, by either:
  - Polling for the  $\overline{GO/DONE}$  bit to be cleared
  - OR
  - Waiting for the A/D interrupt
6. Read A/D Result register (ADRES), clear bit ADIF if required.
7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as  $T_{AD}$ . A minimum wait of  $2T_{AD}$  is required before next acquisition starts.

**FIGURE 9-1: A/D BLOCK DIAGRAM**



# PIC16C62B/72A

## 10.8 Time-out Sequence

When a POR reset occurs, the PWRT delay starts (if enabled). When PWRT ends, the OST counts 1024 oscillator cycles (LP, XT, HS modes only). When OST completes, the device comes out of reset. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all.

If  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Bringing  $\overline{\text{MCLR}}$  high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.

### Status Register

|     |     |     |                        |                        |   |    |   |
|-----|-----|-----|------------------------|------------------------|---|----|---|
| IRP | RP1 | RP0 | $\overline{\text{TO}}$ | $\overline{\text{PD}}$ | Z | DC | C |
|-----|-----|-----|------------------------|------------------------|---|----|---|

### PCON Register

|  |  |  |  |  |  |                         |                         |
|--|--|--|--|--|--|-------------------------|-------------------------|
|  |  |  |  |  |  | $\overline{\text{POR}}$ | $\overline{\text{BOR}}$ |
|--|--|--|--|--|--|-------------------------|-------------------------|

TABLE 10-3 TIME-OUT IN VARIOUS SITUATIONS

| Oscillator Configuration | Power-up                      |                               | Brown-out        | Wake-up from SLEEP |
|--------------------------|-------------------------------|-------------------------------|------------------|--------------------|
|                          | $\overline{\text{PWRTE}} = 0$ | $\overline{\text{PWRTE}} = 1$ |                  |                    |
| XT, HS, LP               | 72 ms + 1024Tosc              | 1024Tosc                      | 72 ms + 1024Tosc | 1024Tosc           |
| RC                       | 72 ms                         | —                             | 72 ms            | —                  |

TABLE 10-4 STATUS BITS AND THEIR SIGNIFICANCE

| $\overline{\text{POR}}$ | $\overline{\text{BOR}}$ | $\overline{\text{TO}}$ | $\overline{\text{PD}}$ |   |
|-------------------------|-------------------------|------------------------|------------------------|---|
| 0                       | x                       | 1                      | 1                      | Power-on Reset  |
| 0                       | x                       | 0                      | x                      | Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$           |
| 0                       | x                       | x                      | 0                      | Illegal, $\overline{\text{PD}}$ is set on $\overline{\text{POR}}$           |
| 1                       | 0                       | 1                      | 1                      | Brown-out Reset   |
| 1                       | 1                       | 0                      | 1                      | WDT Reset   |
| 1                       | 1                       | 0                      | 0                      | WDT Wake-up   |
| 1                       | 1                       | u                      | u                      | $\overline{\text{MCLR}}$ Reset during normal operation                      |
| 1                       | 1                       | 1                      | 0                      | $\overline{\text{MCLR}}$ Reset during SLEEP or interrupt wake-up from SLEEP |

TABLE 10-5 RESET CONDITION FOR SPECIAL REGISTERS

| Condition  | Program Counter       | STATUS Register | PCON Register |
|--|-----------------------|-----------------|---------------|
| Power-on Reset   | 000h                  | 0001 1xxx       | ---- --0x     |
| $\overline{\text{MCLR}}$ Reset during normal operation | 000h                  | 000u uuuu       | ---- --uu     |
| $\overline{\text{MCLR}}$ Reset during SLEEP            | 000h                  | 0001 0uuu       | ---- --uu     |
| WDT Reset  | 000h                  | 0000 1uuu       | ---- --uu     |
| WDT Wake-up  | PC + 1                | uuu0 0uuu       | ---- --uu     |
| Brown-out Reset  | 000h                  | 0001 1uuu       | ---- --u0     |
| Interrupt wake-up from SLEEP                           | PC + 1 <sup>(1)</sup> | uuu1 0uuu       | ---- --uu     |

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

Table 10-5 shows the reset conditions for the STATUS, PCON and PC registers, while Table 10-6 shows the reset conditions for all the registers.

## 10.9 Power Control/Status Register (PCON)

The  $\overline{\text{BOR}}$  bit is unknown on Power-on Reset. If the Brown-out Reset circuit is used, the  $\overline{\text{BOR}}$  bit must be set by the user and checked on subsequent resets to see if it was cleared, indicating a Brown-out has occurred.

$\overline{\text{POR}}$  (Power-on Reset Status bit) is cleared on a Power-on Reset and unaffected otherwise. The user

# PIC16C62B/72A

## 10.12 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. The WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The  $\overline{TO}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.


The WDT can be permanently disabled by clearing configuration bit WDTE (Section 10.1).

The WDT time-out period ( $T_{WDT}$ , parameter #31) is multiplied by the prescaler ratio, when the prescaler is assigned to the WDT. The prescaler assignment (assigned to either the WDT or Timer0) and prescaler ratio are set in the OPTION\_REG register.

**Note:** The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

**Note:** When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

**FIGURE 10-8: WATCHDOG TIMER BLOCK DIAGRAM**



**FIGURE 10-9: SUMMARY OF WATCHDOG TIMER REGISTERS**

| Address | Name         | Bit 7             | Bit 6  | Bit 5 | Bit 4 | Bit 3              | Bit 2 | Bit 1 | Bit 0 |
|---------|--------------|-------------------|--------|-------|-------|--------------------|-------|-------|-------|
| 2007h   | Config. bits |                   | BODEN  | CP1   | CP0   | $\overline{PWRTE}$ | WDTE  | FOSC1 | FOSC0 |
| 81h     | OPTION_REG   | $\overline{RBPU}$ | INTEDG | T0CS  | T0SE  | PSA                | PS2   | PS1   | PS0   |

Legend: Shaded cells are not used by the Watchdog Timer.



# PIC16C62B/72A

| <b>BTFS</b>      | <b>Bit Test f, Skip if Set</b>  |
|------------------|---|
| Syntax:          | <i>[label]</i> BTFS f,b   |
| Operands:        | $0 \leq f \leq 127$<br>$0 \leq b < 7$   |
| Operation:       | skip if (f<b>) = 1  |
| Status Affected: | None  |
| Description:     | If bit 'b' in register 'f' is '0', then the next instruction is executed.<br>If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction. |

| <b>CLRF</b>      | <b>Clear f</b>   |
|------------------|--|
| Syntax:          | <i>[label]</i> CLRF f  |
| Operands:        | $0 \leq f \leq 127$  |
| Operation:       | 00h → (f)<br>1 → Z   |
| Status Affected: | Z  |
| Description:     | The contents of register 'f' are cleared and the Z bit is set. |

| <b>BTFS</b>      | <b>Bit Test, Skip if Clear</b>   |
|------------------|--|
| Syntax:          | <i>[label]</i> BTFS f,b  |
| Operands:        | $0 \leq f \leq 127$<br>$0 \leq b \leq 7$   |
| Operation:       | skip if (f<b>) = 0   |
| Status Affected: | None   |
| Description:     | If bit 'b' in register 'f' is '1', then the next instruction is executed.<br>If bit 'b' in register 'f' is '0', then the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction. |

| <b>CLRW</b>      | <b>Clear W</b>                              |
|------------------|---|
| Syntax:          | <i>[label]</i> CLRW                         |
| Operands:        | None  |
| Operation:       | 00h → (W)<br>1 → Z                          |
| Status Affected: | Z   |
| Description:     | W register is cleared. Zero bit (Z) is set. |

| <b>CALL</b>      | <b>Call Subroutine</b>  |
|------------------|---|
| Syntax:          | <i>[label]</i> CALL k   |
| Operands:        | $0 \leq k \leq 2047$  |
| Operation:       | (PC)+1 → TOS,<br>k → PC<10:0>,<br>(PCLATH<4:3>) → PC<12:11>   |
| Status Affected: | None  |
| Description:     | Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction. |

| <b>CLRWD</b>     | <b>Clear Watchdog Timer</b>  |
|------------------|--|
| Syntax:          | <i>[label]</i> CLRWD   |
| Operands:        | None   |
| Operation:       | 00h → WDT<br>0 → WDT prescaler,<br>1 → $\overline{TO}$<br>1 → $\overline{PD}$  |
| Status Affected: | $\overline{TO}$ , $\overline{PD}$  |
| Description:     | CLRWD instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits $\overline{TO}$ and $\overline{PD}$ are set. |

## 12.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB<sup>™</sup> IDE Software
- Assemblers/Compilers/Linkers
  - MPASM Assembler
  - MPLAB-C17 and MPLAB-C18 C Compilers
  - MPLINK/MPLIB Linker/Librarian
- Simulators
  - MPLAB-SIM Software Simulator
- Emulators
  - MPLAB-ICE Real-Time In-Circuit Emulator
  - PICMASTER<sup>®</sup>/PICMASTER-CE In-Circuit Emulator
  - ICEPIC<sup>™</sup>
- In-Circuit Debugger
  - MPLAB-ICD for PIC16F877
- Device Programmers
  - PRO MATE<sup>®</sup> II Universal Programmer
  - PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
  - SIMICE
  - PICDEM-1
  - PICDEM-2
  - PICDEM-3
  - PICDEM-17
  - SEEVAL<sup>®</sup>
  - KEELOQ<sup>®</sup>

### 12.1 MPLAB Integrated Development Environment Software

- The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows<sup>®</sup>-based application which contains:
- Multiple functionality
  - editor
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
- A full featured editor
- A project manager
- Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

### 12.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PIC MCUs. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

### 12.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

### 12.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with pre-compiled libraries using directives from a linker script.

## 13.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings <sup>(†)</sup>

|   |                                   |
|---|-----------------------------------|
| Ambient temperature under bias.....   | -55°C to +125°C                   |
| Storage temperature .....   | -65°C to +150°C                   |
| Voltage on any pin with respect to V <sub>SS</sub> (except V <sub>DD</sub> , $\overline{\text{MCLR}}$ , and RA4)..... | -0.3V to (V <sub>DD</sub> + 0.3V) |
| Voltage on V <sub>DD</sub> with respect to V <sub>SS</sub> .....  | -0.3V to +7.5V                    |
| Voltage on $\overline{\text{MCLR}}$ with respect to V <sub>SS</sub> (Note 2).....                                     | 0V to +13.25V                     |
| Voltage on RA4 with respect to V <sub>SS</sub> .....  | 0V to +8.5V                       |
| Total power dissipation (Note 1).....   | 1.0W                              |
| Maximum current out of V <sub>SS</sub> pin .....  | 300 mA                            |
| Maximum current into V <sub>DD</sub> pin .....  | 250 mA                            |
| Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> ).....                   | ±20 mA                            |
| Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> ) .....                 | ±20 mA                            |
| Maximum output current sunk by any I/O pin.....   | 25 mA                             |
| Maximum output current sourced by any I/O pin .....   | 25 mA                             |
| Maximum current sunk by PORTA and PORTB (combined) .....  | 200 mA                            |
| Maximum current sourced by PORTA and PORTB (combined).....  | 200 mA                            |
| Maximum current sunk by PORTC.....  | 200 mA                            |
| Maximum current sourced by PORTC .....  | 200 mA                            |

**Note 1:** Power dissipation is calculated as follows:  $P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

- 2:** Voltage spikes below V<sub>SS</sub> at the  $\overline{\text{MCLR}}/\text{VPP}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a “low” level to the  $\overline{\text{MCLR}}/\text{VPP}$  pin, rather than pulling this pin directly to V<sub>SS</sub>.

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 13.2 DC Characteristics: PIC16LC62B/72A-04 (Commercial, Industrial)

| DC CHARACTERISTICS    |                | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature 0°C ≤ TA ≤ +70°C for commercial<br>-40°C ≤ TA ≤ +85°C for industrial |              |                   |              |                |  |
|-----------------------|----------------|---|--------------|-------------------|--------------|----------------|--|
| Param No.             | Sym            | Characteristic  | Min          | Typ†              | Max          | Units          | Conditions   |
| D001                  | VDD            | Supply Voltage  | 2.5<br>VBOR* | -<br>-            | 5.5<br>5.5   | V<br>V         | LP, XT, RC osc modes (DC - 4 MHz)<br>BOR enabled (Note 7)  |
| D002*                 | VDR            | <b>RAM Data Retention Voltage</b> (Note 1)  | -            | 1.5               | -            | V              |  |
| D003                  | VPOR           | <b>VDD Start Voltage</b> to ensure internal Power-on Reset signal   | -            | VSS               | -            | V              | See section on Power-on Reset for details  |
| D004*<br>D004A*       | SVDD           | <b>VDD Rise Rate</b> to ensure internal Power-on Reset signal   | 0.05<br>TBD  | -<br>-            | -<br>-       | V/ms           | PWRT enabled ( $\overline{\text{PWRTE}}$ bit clear)<br>PWRT disabled ( $\overline{\text{PWRTE}}$ bit set)<br>See section on Power-on Reset for details |
| D005                  | VBOR           | Brown-out Reset voltage trip point  | 3.65         | -                 | 4.35         | V              | BODEN bit set  |
| D010<br>D010A         | IDD            | <b>Supply Current</b> (Note 2, 5)   | -            | 2.0<br>22.5       | 3.8<br>48    | mA<br>μA       | XT, RC osc modes<br>FOSC = 4 MHz, VDD = 3.0V (Note 4)<br>LP OSC MODE<br>FOSC = 32 kHz, VDD = 3.0V, WDT disabled  |
| D020<br>D021<br>D021A | IPD            | <b>Power-down Current</b> (Note 3, 5)   | -            | 7.5<br>0.9<br>0.9 | 30<br>5<br>5 | μA<br>μA<br>μA | VDD = 3.0V, WDT enabled, -40°C to +85°C<br>VDD = 3.0V, WDT disabled, 0°C to +70°C<br>VDD = 3.0V, WDT disabled, -40°C to +85°C                          |
| D022*<br>D022A*       | ΔIWDT<br>ΔIBOR | Module Differential Current (Note 6)<br>Watchdog Timer<br>Brown-out Reset   | -            | 6.0<br>TBD        | 20<br>200    | μA<br>μA       | WDTE BIT SET, VDD = 4.0V<br>BODEN bit set, VDD = 5.0V  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered without losing RAM data.

**2:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

**3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

**4:** For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula  $I_r = V_{DD}/2R_{ext}$  (mA) with Rext in kOhm.


**5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

**6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

**7:** This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will perform a brown-out reset when VDD falls below VBOR.

# PIC16C62B/72A

**FIGURE 13-10: CAPTURE/COMPARE/PWM TIMINGS**




**TABLE 13-6: CAPTURE/COMPARE/PWM REQUIREMENTS**

| Param No. | Sym  | Characteristic        |                          | Min              | Typ† | Max | Units                            | Conditions |    |
|-----------|------|-----------------------|--------------------------|------------------|------|-----|----------------------------------|------------|----|
| 50*       | TccL | CCP1 input low time   | No Prescaler             | $0.5T_{CY} + 20$ | —    | —   | ns                               |            |    |
|           |      |                       | With Prescaler           | PIC16CXX         | 10   | —   | —                                |            | ns |
|           |      |                       |                          | PIC16LCXX        | 20   | —   | —                                |            | ns |
| 51*       | TccH | CCP1 input high time  | No Prescaler             | $0.5T_{CY} + 20$ | —    | —   | ns                               |            |    |
|           |      |                       | With Prescaler           | PIC16CXX         | 10   | —   | —                                |            | ns |
|           |      |                       |                          | PIC16LCXX        | 20   | —   | —                                |            | ns |
| 52*       | TccP | CCP1 input period     | $\frac{3T_{CY} + 40}{N}$ | —                | —    | ns  | N = prescale value (1, 4, or 16) |            |    |
| 53*       | TccR | CCP1 output rise time | PIC16CXX                 | —                | 10   | 25  | ns                               |            |    |
|           |      |                       | PIC16LCXX                | —                | 25   | 45  | ns                               |            |    |
| 54*       | TccF | CCP1 output fall time | PIC16CXX                 | —                | 10   | 25  | ns                               |            |    |
|           |      |                       | PIC16LCXX                | —                | 25   | 45  | ns                               |            |    |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**FIGURE 13-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)**



**TABLE 13-7: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)**


| Param. No. | Symbol             | Characteristic  | Min                     | Typ†                     | Max | Units | Conditions |
|------------|--------------------|---|-------------------------|--------------------------|-----|-------|------------|
| 70         | TssL2sch, TssL2scL | SS↓ to SCK↓ or SCK↑ input                               | T <sub>CY</sub>         | —                        | —   | ns    |            |
| 71         | Tsch               | SCK input high time (slave mode)                        | Continuous              | 1.25T <sub>CY</sub> + 30 | —   | —     | ns         |
| 71A        |                    |   | Single Byte             | 40                       | —   | —     | ns         |
| 72         | TscL               | SCK input low time (slave mode)                         | Continuous              | 1.25T <sub>CY</sub> + 30 | —   | —     | ns         |
| 72A        |                    |   | Single Byte             | 40                       | —   | —     | ns         |
| 73         | TdiV2sch, TdiV2scL | Setup time of SDI data input to SCK edge                | 100                     | —                        | —   | ns    |            |
| 73A        | Tb2B               | Last clock edge of Byte1 to the 1st clock edge of Byte2 | 1.5T <sub>CY</sub> + 40 | —                        | —   | ns    | Note 1     |
| 74         | Tsch2diL, TscL2diL | Hold time of SDI data input to SCK edge                 | 100                     | —                        | —   | ns    |            |
| 75         | TdoR               | SDO data output rise time                               | PIC16CXX                | —                        | 10  | 25    | ns         |
|            |                    |   | PIC16LCXX               | —                        | 20  | 45    | ns         |
| 76         | TdoF               | SDO data output fall time                               | —                       | 10                       | 25  | ns    |            |
| 78         | TscR               | SCK output rise time (master mode)                      | PIC16CXX                | —                        | 10  | 25    | ns         |
|            |                    |   | PIC16LCXX               | —                        | 20  | 45    | ns         |
| 79         | TscF               | SCK output fall time (master mode)                      | —                       | 10                       | 25  | ns    |            |
| 80         | Tsch2doV, TscL2doV | SDO data output valid after SCK edge                    | PIC16CXX                | —                        | —   | 50    | ns         |
|            |                    |   | PIC16LCXX               | —                        | —   | 100   | ns         |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

# PIC16C62B/72A

**FIGURE 13-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)**



**TABLE 13-8: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)**


| Param. No. | Symbol                | Characteristic  | Min                     | Typ†                     | Max | Units | Conditions |
|------------|-----------------------|---|-------------------------|--------------------------|-----|-------|------------|
| 71         | TscH                  | SCK input high time (slave mode)                        | Continuous              | 1.25T <sub>CY</sub> + 30 | —   | —     | ns         |
| 71A        |                       |   | Single Byte             | 40                       | —   | —     | ns         |
| 72         | TscL                  | SCK input low time (slave mode)                         | Continuous              | 1.25T <sub>CY</sub> + 30 | —   | —     | ns         |
| 72A        |                       |   | Single Byte             | 40                       | —   | —     | ns         |
| 73         | TdiV2sch,<br>TdiV2scl | Setup time of SDI data input to SCK edge                | 100                     | —                        | —   | ns    |            |
| 73A        | TB2B                  | Last clock edge of Byte1 to the 1st clock edge of Byte2 | 1.5T <sub>CY</sub> + 40 | —                        | —   | ns    | Note 1     |
| 74         | Tsch2diL,<br>TscL2diL | Hold time of SDI data input to SCK edge                 | 100                     | —                        | —   | ns    |            |
| 75         | TdoR                  | SDO data output rise time                               | PIC16CXX                | —                        | 10  | 25    | ns         |
|            |                       |   | PIC16LCXX               | —                        | 20  | 45    | ns         |
| 76         | TdoF                  | SDO data output fall time                               | —                       | 10                       | 25  | ns    |            |
| 78         | TscR                  | SCK output rise time (master mode)                      | PIC16CXX                | —                        | 10  | 25    | ns         |
|            |                       |   | PIC16LCXX               | —                        | 20  | 45    | ns         |
| 79         | TscF                  | SCK output fall time (master mode)                      | —                       | 10                       | 25  | ns    |            |
| 80         | Tsch2doV,<br>TscL2doV | SDO data output valid after SCK edge                    | PIC16CXX                | —                        | —   | 50    | ns         |
|            |                       |   | PIC16LCXX               | —                        | —   | 100   | ns         |
| 81         | TdoV2sch,<br>TdoV2scl | SDO data output setup to SCK edge                       | T <sub>CY</sub>         | —                        | —   | ns    |            |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

# PIC16C62B/72A

**FIGURE 13-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)**




**TABLE 13-10: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)**

| Param. No. | Symbol             | Characteristic   | Min                     | Typ†                     | Max | Units | Conditions |
|------------|--------------------|--|-------------------------|--------------------------|-----|-------|------------|
| 70         | TssL2scH, TssL2scL | $\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input | T <sub>CY</sub>         | —                        | —   | ns    |            |
| 71         | TscH               | SCK input high time (slave mode)                                       | Continuous              | 1.25T <sub>CY</sub> + 30 | —   | ns    |            |
| 71A        |                    |  | Single Byte             | 40                       | —   | ns    | Note 1     |
| 72         | TscL               | SCK input low time (slave mode)  | Continuous              | 1.25T <sub>CY</sub> + 30 | —   | ns    |            |
| 72A        |                    |  | Single Byte             | 40                       | —   | ns    | Note 1     |
| 73A        | Tb2B               | Last clock edge of Byte1 to the 1st clock edge of Byte2                | 1.5T <sub>CY</sub> + 40 | —                        | —   | ns    | Note 1     |
| 74         | Tsch2diL, TscL2diL | Hold time of SDI data input to SCK edge                                | 100                     | —                        | —   | ns    |            |
| 75         | TdoR               | SDO data output rise time  | PIC16CXX                | —                        | 10  | 25    | ns         |
|            |                    |  | PIC16LCXX               | —                        | 20  | 45    | ns         |
| 76         | TdoF               | SDO data output fall time  | —                       | 10                       | 25  | ns    |            |
| 77         | TssH2doZ           | $\overline{SS} \uparrow$ to SDO output hi-impedance                    | 10                      | —                        | 50  | ns    |            |
| 78         | TscR               | SCK output rise time (master mode)                                     | PIC16CXX                | —                        | 10  | 25    | ns         |
|            |                    |  | PIC16LCXX               | —                        | 20  | 45    | ns         |
| 79         | TscF               | SCK output fall time (master mode)                                     | —                       | 10                       | 25  | ns    |            |
| 80         | Tsch2doV, TscL2doV | SDO data output valid after SCK edge                                   | PIC16CXX                | —                        | —   | 50    | ns         |
|            |                    |  | PIC16LCXX               | —                        | —   | 100   | ns         |
| 82         | TssL2doV           | SDO data output valid after $\overline{SS} \downarrow$ edge            | PIC16CXX                | —                        | —   | 50    | ns         |
|            |                    |  | PIC16LCXX               | —                        | —   | 100   | ns         |
| 83         | Tsch2ssH, TscL2ssH | $\overline{SS} \uparrow$ after SCK edge                                | 1.5T <sub>CY</sub> + 40 | —                        | —   | ns    |            |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

**FIGURE 13-15: I<sup>2</sup>C BUS START/STOP BITS TIMING**




**TABLE 13-11: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS**

| Parameter No. | Sym     | Characteristic             | Min          | Typ  | Max | Units | Conditions |  |
|---------------|---------|----------------------------|--------------|------|-----|-------|------------|--|
| 90*           | TSU:STA | START condition Setup time | 100 kHz mode | 4700 | —   | —     | ns         | Only relevant for repeated START condition           |
|               |         |                            | 400 kHz mode | 600  | —   | —     |            |  |
| 91*           | THD:STA | START condition Hold time  | 100 kHz mode | 4000 | —   | —     | ns         | After this period the first clock pulse is generated |
|               |         |                            | 400 kHz mode | 600  | —   | —     |            |  |
| 92*           | TSU:STO | STOP condition Setup time  | 100 kHz mode | 4700 | —   | —     | ns         |  |
|               |         |                            | 400 kHz mode | 600  | —   | —     |            |  |
| 93            | THD:STO | STOP condition Hold time   | 100 kHz mode | 4000 | —   | —     | ns         |  |
|               |         |                            | 400 kHz mode | 600  | —   | —     |            |  |

\* These parameters are characterized but not tested.

# PIC16C62B/72A

**FIGURE 13-17: A/D CONVERSION TIMING**



**TABLE 13-14: A/D CONVERSION REQUIREMENTS**

| Param No. | Sym  | Characteristic                                    |           | Min    | Typ† | Max | Unit s  | Conditions                       |
|-----------|------|---|-----------|--------|------|-----|---|----------------------------------|
| 130       | TAD  | A/D clock period                                  | PIC16CXX  | 1.6    | —    | —   | μs  | TOSC based, $V_{REF} \geq 3.0V$  |
|           |      |   | PIC16LCXX | 2.0    | —    | —   | μs  | TOSC based, $V_{REF}$ full range |
|           |      |   | PIC16CXX  | 2.0    | 4.0  | 6.0 | μs  | A/D RC Mode                      |
|           |      |   | PIC16LCXX | 3.0    | 6.0  | 9.0 | μs  | A/D RC Mode                      |
| 131       | TCNV | Conversion time (not including S/H time) (Note 1) | 11        | —      | 11   | TAD |   |                                  |
| 132       | TACQ | Acquisition time                                  | Note 2    | 20     | —    | μs  | The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSB (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD). |                                  |
|           |      |   | 5*        | —      | —    | μs  |   |                                  |
| 134       | TGO  | Q4 to A/D clock start                             | —         | Tosc/2 | —    | —   | If the A/D clock source is selected as RC, a time of $T_{CY}$ is added before the A/D clock starts. This allows the <code>SLEEP</code> instruction to be executed.  |                                  |
| 135       | Tswc | Switching from convert → sample time              | 1.5       | —      | —    | TAD |   |                                  |

\* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** ADRES register may be read on the following  $T_{CY}$  cycle.

**2:** See Section 9.1 for min conditions.

# PIC16C62B/72A

## 15.2 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



|                            |          | Units | INCHES* |       |       | MILLIMETERS |       |       |
|----------------------------|----------|-------|---------|-------|-------|-------------|-------|-------|
| Dimension Limits           |          |       | MIN     | NOM   | MAX   | MIN         | NOM   | MAX   |
| Number of Pins             | n        |       |         | 28    |       |             | 28    |       |
| Pitch                      | p        |       |         | .100  |       |             | 2.54  |       |
| Top to Seating Plane       | A        |       | .140    | .150  | .160  | 3.56        | 3.81  | 4.06  |
| Molded Package Thickness   | A2       |       | .125    | .130  | .135  | 3.18        | 3.30  | 3.43  |
| Base to Seating Plane      | A1       |       | .015    |       |       | 0.38        |       |       |
| Shoulder to Shoulder Width | E        |       | .300    | .313  | .325  | 7.62        | 7.94  | 8.26  |
| Molded Package Width       | E1       |       | .279    | .307  | .335  | 7.09        | 7.80  | 8.51  |
| Overall Length             | D        |       | 1.345   | 1.365 | 1.385 | 34.16       | 34.67 | 35.18 |
| Tip to Seating Plane       | L        |       | .125    | .130  | .135  | 3.18        | 3.30  | 3.43  |
| Lead Thickness             | c        |       | .008    | .012  | .015  | 0.20        | 0.29  | 0.38  |
| Upper Lead Width           | B1       |       | .040    | .053  | .065  | 1.02        | 1.33  | 1.65  |
| Lower Lead Width           | B        |       | .016    | .019  | .022  | 0.41        | 0.48  | 0.56  |
| Overall Row Spacing        | eB       |       | .320    | .350  | .430  | 8.13        | 8.89  | 10.92 |
| Mold Draft Angle Top       | $\alpha$ |       | 5       | 10    | 15    | 5           | 10    | 15    |
| Mold Draft Angle Bottom    | $\beta$  |       | 5       | 10    | 15    | 5           | 10    | 15    |

\*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-095

Drawing No. C04-070

# PIC16C62B/72A

---

NOTES:

## INDEX

### A

|   |            |
|---|------------|
| A/D   | 49         |
| A/D Converter Enable (ADIE Bit)               | 14         |
| A/D Converter Flag (ADIF Bit)                 | 15, 51     |
| A/D Converter Interrupt, Configuring          | 51         |
| ADCON0 Register                               | 9, 49      |
| ADCON1 Register                               | 10, 49, 50 |
| ADRES Register                                | 9, 49, 51  |
| Analog Port Pins                              | 6          |
| Analog Port Pins, Configuring                 | 53         |
| Block Diagram                                 | 51         |
| Block Diagram, Analog Input Model             | 52         |
| Channel Select (CHS2:CHS0 Bits)               | 49         |
| Clock Select (ADCS1:ADCS0 Bits)               | 49         |
| Configuring the Module                        | 51         |
| Conversion Clock (TAD)                        | 53         |
| Conversion Status (GO/DONE Bit)               | 49, 51     |
| Conversions                                   | 54         |
| Converter Characteristics                     | 101        |
| Module On/Off (ADON Bit)                      | 49         |
| Port Configuration Control (PCFG2:PCFG0 Bits) | 50         |
| Sampling Requirements                         | 52         |
| Special Event Trigger (CCP)                   | 35, 54     |
| Timing Diagram                                | 102        |
| Absolute Maximum Ratings                      | 81         |
| ADCON0 Register                               | 9, 49      |
| ADCS1:ADCS0 Bits                              | 49         |
| ADON Bit                                      | 49         |
| CHS2:CHS0 Bits                                | 49         |
| GO/DONE Bit                                   | 49, 51     |
| ADCON1 Register                               | 10, 49, 50 |
| PCFG2:PCFG0 Bits                              | 50         |
| ADRES Register                                | 9, 49, 51  |
| Architecture                                  |            |
| PIC16C62B/PIC16C72A Block Diagram             | 5          |
| Assembler                                     |            |
| MPASM Assembler                               | 75         |

### B

|                        |                    |
|------------------------|--------------------|
| Banking, Data Memory   | 8, 11              |
| Brown-out Reset (BOR)  | 55, 57, 59, 60, 61 |
| BOR Enable (BODEN Bit) | 55                 |
| BOR Status (BOR Bit)   | 16                 |
| Timing Diagram         | 92                 |

### C

|                                     |       |
|-------------------------------------|-------|
| Capture (CCP Module)                | 34    |
| Block Diagram                       | 34    |
| CCP Pin Configuration               | 34    |
| CCPR1H:CCPR1L Registers             | 34    |
| Changing Between Capture Prescalers | 34    |
| Software Interrupt                  | 34    |
| Timer1 Mode Selection               | 34    |
| Capture/Compare/PWM                 |       |
| Interaction of Two CCP Modules      | 33    |
| Capture/Compare/PWM (CCP)           | 33    |
| CCP1CON Register                    | 9, 33 |
| CCPR1H Register                     | 9, 33 |
| CCPR1L Register                     | 9, 33 |
| Enable (CCP1IE Bit)                 | 14    |
| Flag (CCP1IF Bit)                   | 15    |
| RC2/CCP1 Pin                        | 6     |
| Timer Resources                     | 33    |
| Timing Diagram                      | 94    |

|                           |            |
|---------------------------|------------|
| CCP1CON Register          | 33         |
| CCP1M3:CCP1M0 Bits        | 33         |
| CCP1X:CCP1Y Bits          | 33         |
| Code Protection           | 55, 66     |
| CP1:CP0 Bits              | 55         |
| Compare (CCP Module)      | 35         |
| Block Diagram             | 35         |
| CCP Pin Configuration     | 35         |
| CCPR1H:CCPR1L Registers   | 35         |
| Software Interrupt        | 35         |
| Special Event Trigger     | 29, 35, 54 |
| Timer1 Mode Selection     | 35         |
| Configuration Bits        | 55         |
| Conversion Considerations | 111        |

### D

|                            |        |
|----------------------------|--------|
| Data Memory                | 8      |
| Bank Select (RP1:RP0 Bits) | 8, 11  |
| General Purpose Registers  | 8      |
| Register File Map          | 8      |
| Special Function Registers | 9      |
| DC Characteristics         | 84, 86 |
| Development Support        | 75     |
| Direct Addressing          | 18     |

### E

|                                 |    |
|---------------------------------|----|
| Electrical Characteristics      | 81 |
| Errata                          | 3  |
| External Power-on Reset Circuit | 59 |

### F

|                       |    |
|-----------------------|----|
| Firmware Instructions | 67 |
|-----------------------|----|

### I

|  |                    |
|--|--------------------|
| I/O Ports                                  | 19                 |
| I <sup>2</sup> C (SSP Module)              | 41                 |
| ACK Pulse                                  | 41, 42, 43, 44, 45 |
| Addressing                                 | 42                 |
| Block Diagram                              | 41                 |
| Buffer Full Status (BF Bit)                | 46                 |
| Clock Polarity Select (CKP Bit)            | 47                 |
| Data/Address (D/A Bit)                     | 46                 |
| Master Mode                                | 45                 |
| Mode Select (SSPM3:SSPM0 Bits)             | 47                 |
| Multi-Master Mode                          | 45                 |
| Read/Write Bit Information (R/W Bit)       | 42, 43, 44, 46     |
| Receive Overflow Indicator (SSPOV Bit)     | 47                 |
| Reception                                  | 43                 |
| Reception Timing Diagram                   | 43                 |
| Slave Mode                                 | 41                 |
| Start (S Bit)                              | 45, 46             |
| Stop (P Bit)                               | 45, 46             |
| Synchronous Serial Port Enable (SSPEN Bit) | 47                 |
| Timing Diagram, Data                       | 100                |
| Timing Diagram, Start/Stop Bits            | 99                 |
| Transmission                               | 44                 |
| Update Address (UA Bit)                    | 46                 |
| ID Locations                               | 55, 66             |
| In-Circuit Serial Programming (ICSP)       | 55, 66             |
| Indirect Addressing                        | 18                 |
| FSR Register                               | 8, 9, 18           |
| INDF Register                              | 9                  |
| Instruction Format                         | 67                 |

|  |                    |  |            |
|--|--------------------|--|------------|
| PIR1 Register .....                        | 9, 15              | Prescaler, Timer2 .....                          | 36         |
| ADIF Bit .....                             | 15                 | Select (T2CKPS1:T2CKPS0 Bits) .....              | 31         |
| CCP1IF Bit .....                           | 15                 | PRO MATE® II Universal Programmer .....          | 77         |
| SSPIF Bit .....                            | 15                 | Program Counter .....                            |            |
| TMR1IF Bit .....                           | 15                 | PCL Register .....                               | 9, 17      |
| TMR2IF Bit .....                           | 15                 | PCLATH Register .....                            | 9, 17, 63  |
| Pointer, FSR .....                         | 18                 | Reset Conditions .....                           | 60         |
| PORTA .....                                | 6                  | Program Memory .....                             | 7          |
| Analog Port Pins .....                     | 6                  | Interrupt Vector .....                           | 7          |
| PORTA Register .....                       | 9, 19              | Paging .....                                     | 7, 17      |
| RA3:RA0 and RA5 Port Pins .....            | 19                 | Program Memory Map .....                         | 7          |
| RA4/T0CKI Pin .....                        | 6, 19              | Reset Vector .....                               | 7          |
| RA5/SS/AN4 Pin .....                       | 6, 39              | Program Verification .....                       | 66         |
| TRISA Register .....                       | 10, 19             | Programming Pin (Vpp) .....                      | 6          |
| PORTB .....                                | 6                  | Programming, Device Instructions .....           | 67         |
| PORTB Register .....                       | 9, 21              | PWM (CCP Module) .....                           | 36         |
| Pull-up Enable (RBP $\bar{U}$ Bit) .....   | 12                 | Block Diagram .....                              | 36         |
| RB0/INT Edge Select (INTEDG Bit) .....     | 12                 | CCPR1H:CCPR1L Registers .....                    | 36         |
| RB0/INT Pin, External .....                | 6, 63              | Duty Cycle .....                                 | 36         |
| RB3:RB0 Port Pins .....                    | 21                 | Example Frequencies/Resolutions .....            | 37         |
| RB7:RB4 Interrupt on Change .....          | 63                 | Output Diagram .....                             | 36         |
| RB7:RB4 Interrupt on Change .....          |                    | Period .....                                     | 36         |
| Enable (RBIE Bit) .....                    | 13, 63             | Set-Up for PWM Operation .....                   | 37         |
| RB7:RB4 Interrupt on Change .....          |                    | TMR2 to PR2 Match .....                          | 31, 36     |
| Flag (RBIF Bit) .....                      | 13, 21, 63         | TMR2 to PR2 Match Enable (TMR2IE Bit) .....      | 14         |
| RB7:RB4 Port Pins .....                    | 21                 | TMR2 to PR2 Match Flag (TMR2IF Bit) .....        | 15         |
| TRISB Register .....                       | 10, 21             | <b>Q</b> .....                                   |            |
| PORTC .....                                | 6                  | Q-Clock .....                                    | 36         |
| Block Diagram .....                        | 23                 | <b>R</b> .....                                   |            |
| PORTC Register .....                       | 9, 23              | Register File .....                              | 8          |
| RC0/T1OSO/T1CKI Pin .....                  | 6                  | Register File Map .....                          | 8          |
| RC1/T1OSI Pin .....                        | 6                  | Reset .....                                      | 55, 57     |
| RC2/CCP1 Pin .....                         | 6                  | Block Diagram .....                              | 58         |
| RC3/SCK/SCL Pin .....                      | 6, 39              | Reset Conditions for All Registers .....         | 61         |
| RC4/SDI/SDA Pin .....                      | 6, 39              | Reset Conditions for PCON Register .....         | 60         |
| RC5/SDO Pin .....                          | 6, 39              | Reset Conditions for Program Counter .....       | 60         |
| RC6 Pin .....                              | 6                  | Reset Conditions for STATUS Register .....       | 60         |
| RC7 Pin .....                              | 6                  | Timing Diagram .....                             | 92         |
| TRISC Register .....                       | 10, 23             | Revision History .....                           | 111        |
| Postscaler, Timer2 .....                   |                    | <b>S</b> .....                                   |            |
| Select (TOUTPS3:TOUTPS0 Bits) .....        | 31                 | SEEVAL® Evaluation and Programming System .....  | 78         |
| Postscaler, WDT .....                      | 25                 | SLEEP .....                                      | 55, 57, 65 |
| Assignment (PSA Bit) .....                 | 12, 25             | Software Simulator (MPLAB-SIM) .....             | 76         |
| Block Diagram .....                        | 26                 | Special Features of the CPU .....                | 55         |
| Rate Select (PS2:PS0 Bits) .....           | 12, 25             | Special Function Registers .....                 | 9          |
| Switching Between Timer0 and WDT .....     | 26                 | Speed, Operating .....                           | 1          |
| Power-on Reset (POR) .....                 | 55, 57, 59, 60, 61 | SPI (SSP Module) .....                           |            |
| Oscillator Start-up Timer (OST) .....      | 55, 59             | Block Diagram .....                              | 39         |
| POR Status ( $\overline{POR}$ Bit) .....   | 16                 | Buffer Full Status (BF Bit) .....                | 46         |
| Power Control (PCON) Register .....        | 60                 | Clock Edge Select (CKE Bit) .....                | 46         |
| Power-down ( $\overline{PD}$ Bit) .....    | 11, 57             | Clock Polarity Select (CKP Bit) .....            | 47         |
| Power-on Reset Circuit, External .....     | 59                 | Data Input Sample Phase (SMP Bit) .....          | 46         |
| Power-up Timer (PWRT) .....                | 55, 59             | Mode Select (SSPM3:SSPM0 Bits) .....             | 47         |
| PWRT Enable ( $\overline{PWRT}$ Bit) ..... | 55                 | Receive Overflow Indicator (SSPOV Bit) .....     | 47         |
| Time-out ( $\overline{TO}$ Bit) .....      | 11, 57             | Serial Clock (RC3/SCK/SCL) .....                 | 39         |
| Time-out Sequence .....                    | 60                 | Serial Data In (RC4/SDI/SDA) .....               | 39         |
| Timing Diagram .....                       | 92                 | Serial Data Out (RC5/SDO) .....                  | 39         |
| Prescaler, Capture .....                   | 34                 | Slave Select (RA5/SS/AN4) .....                  | 39         |
| Prescaler, Timer0 .....                    | 25                 | Synchronous Serial Port Enable (SSPEN Bit) ..... | 47         |
| Assignment (PSA Bit) .....                 | 12, 25             |  |            |
| Block Diagram .....                        | 26                 |  |            |
| Rate Select (PS2:PS0 Bits) .....           | 12, 25             |  |            |
| Switching Between Timer0 and WDT .....     | 26                 |  |            |
| Prescaler, Timer1 .....                    | 28                 |  |            |
| Select (T1CKPS1:T1CKPS0 Bits) .....        | 27                 |  |            |