

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

•XF

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc62bt-04i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Pin Diagrams**



Key Features PIC <sup>®</sup> Mid-Range Reference Manual (DS33023)	PIC16C62B	PIC16C72A		
Operating Frequency	DC - 20 MHz	DC - 20 MHz		
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)		
Program Memory (14-bit words)	2K	2K		
Data Memory (bytes)	128	128		
Interrupts	7	8		
I/O Ports	Ports A,B,C	Ports A,B,C		
Timers	3	3		
Capture/Compare/PWM modules	1	1		
Serial Communications	SSP	SSP		
8-bit Analog-to-Digital Module	—	5 input channels		

## PIC16C62B/72A

#### TABLE 1-1 PIC16C62B/PIC16C72A PINOUT DESCRIPTION

Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	9	9	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	1	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0 <sup>(4)</sup>	2	2	I/O	TTL	RA0 can also be analog input 0
RA1/AN1 <sup>(4)</sup>	3	3	I/O	TTL	RA1 can also be analog input 1
RA2/AN2 <sup>(4)</sup>	4	4	I/O	TTL	RA2 can also be analog input 2
RA3/AN3/VREF <sup>(4)</sup>	5	5	I/O	TTL	RA3 can also be analog input 3 or analog reference voltage
RA4/T0CKI	6	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/ <del>SS/</del> AN4 <sup>(4)</sup>	7	7	I/O	TTL	RA5 can also be analog input 4 or the slave select for the synchronous serial port.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.
RB1	22	22	I/O	TTL	
RB2	23	23	I/O	TTL	
RB3	24	24	I/O	TTL	
RB4	25	25	I/O	TTL	Interrupt on change pin.
RB5	26	26	I/O	TTL	Interrupt on change pin.
RB6	27	27	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	28	28	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
					PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI	12	12	I/O	ST	RC1 can also be the Timer1 oscillator input.
RC2/CCP1	13	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	14	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	15	15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data $I/O$ ( $I^2C$ mode).
RC5/SDO	16	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6	17	17	I/O	ST	
RC7	18	18	I/O	ST	
Vss	8, 19	8, 19	Р	—	Ground reference for logic and I/O pins.
Vdd	20	20	Р	—	Positive supply for logic and I/O pins.
Legend: I = input	O = outp	but	I/O = i	nput/output	P = power or program
	— = Not	t used	TTL =	TTL input	ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

This buffer is a Schmitt Trigger input when used in serial programming mode.
 This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4: The A/D module is not available on the PIC16C62B.

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets; core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1	SPECIAL FUN	CTION REGISTER	SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (4)
Bank 0											
00h	INDF <sup>(1)</sup>	Addressing	this locatio	n uses conte	ents of FSR	to address d	ata memory	(not a physi	cal register)	0000 0000	0000 0000
01h	TMR0	Timer0 mo	dule's regist		xxxx xxxx	uuuu uuuu					
02h	PCL <sup>(1)</sup>	Program C	ounter's (PC	C) Least Sig	nificant Byte					0000 0000	0000 0000
03h	STATUS <sup>(1)</sup>	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR <sup>(1)</sup>	Indirect dat	a memory a	ddress poir	nter					xxxx xxxx	uuuu uuuu
05h	PORTA <sup>(6,7)</sup>	—	—	PORTA Da	ta Latch whe	en written: P	ORTA pins w	hen read		0x 0000	0u 0000
06h	PORTB <sup>(6,7)</sup>	PORTB Da	ita Latch wh	en written: F	PORTB pins	when read				xxxx xxxx	uuuu uuuu
07h	PORTC <sup>(6,7)</sup>	PORTC Da	ata Latch wh	en written: I	PORTC pins	when read				xxxx xxxx	uuuu uuuu
08h-09h	—	Unimpleme	Unimplemented								_
0Ah	PCLATH <sup>(1,2)</sup>	—	— — Write Buffer for the upper 5 bits of the Program Counter							0 0000	0 0000
0Bh	INTCON <sup>(1)</sup>	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF <sup>(3)</sup>	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
0Dh	_	Unimpleme	ented							_	—
0Eh	TMR1L	Holding reg	gister for the	Least Signi	ificant Byte o	of the 16-bit T	MR1 registe	r		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	gister for the	Most Signif	icant Byte o	f the 16-bit T	MR1 register	r		xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00 0000	uu uuuu
11h	TMR2	Timer2 mo	dule's regist	er						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchrono	us Serial Po	rt Receive E	Buffer/Transr	nit Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	ompare/PWI	V Register1	(LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	Capture/Compare/PWM Register1 (MSB)								uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h-1Dh	—	Unimpleme	ented							—	—
1Eh	ADRES <sup>(3)</sup>	A/D Result	Register							xxxx xxxx	uuuu uuuu
1Fh	ADCON0 <sup>(3)</sup>	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0',

Shaded locations are unimplemented, read as '0'. **Note 1:** These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.

- 3: A/D not implemented on the PIC16C62B, maintain as '0'.
- 4: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.
- 5: The IRP and RP1 bits are reserved. Always maintain these bits clear.
- 6: On any device reset, these pins are configured as inputs.
- 7: This is the value that will be in the port output latch.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (4)
Bank 1											
80h	INDF <sup>(1)</sup>	Addressing	this locatio	n uses conte	ents of FSR	to address d	ata memory	(not a physi	cal register)	0000 0000	0000 0000
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL <sup>(1)</sup>	Program C	ounter's (PC	C) Least Sig	nificant Byte	•				0000 0000	0000 0000
83h	STATUS <sup>(1)</sup>	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR <sup>(1)</sup>	Indirect dat	a memory a	address poir	nter					xxxx xxxx	uuuu uuuu
85h	TRISA	—	_	PORTA Da	ta Direction	Register				11 1111	11 1111
86h	TRISB	PORTB Da	PORTB Data Direction Register								1111 1111
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111
88h-89h	_	Unimpleme	Unimplemented							—	
8Ah	PCLATH <sup>(1,2)</sup>	—	—	—	Write Buffe	r for the upp	er 5 bits of th	e Program (	Counter	0 0000	0 0000
8Bh	INTCON <sup>(1)</sup>	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	—	ADIE <sup>(3)</sup>	-	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
8Dh	—	Unimpleme	ented							—	-
8Eh	PCON	—	—	—	—	—	—	POR	BOR	qq	uu
8Fh-91h	_	Unimpleme	ented							—	-
92h	PR2	Timer2 Per	iod Registe	r						1111 1111	1111 1111
93h	SSPADD	Synchronous Serial Port (I <sup>2</sup> C mode) Address Register							0000 0000	0000 0000	
94h	SSPSTAT	SMP CKE D/Ā P S R/W UA BF								0000 0000	0000 0000
95h-9Eh	_	Unimpleme	ented							_	_
9Fh	ADCON1 <sup>(3)</sup>	—	—	—	—	—	PCFG2	PCFG1	PCFG0	000	000

#### TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0',

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: A/D not implemented on the PIC16C62B, maintain as '0'.

4: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

5: The IRP and RP1 bits are reserved. Always maintain these bits clear.

**6:** On any device reset, these pins are configured as inputs.

7: This is the value that will be in the port output latch.

#### 2.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, the write to these three bits is disabled. These bits are set or cleared according to the device logic. The TO and PD bits are not writable. The result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- **Note 1:** The IRP and RP1 bits are reserved. Maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions.

### REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)



## TABLE 3-5 PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function	TRISC Override
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input	Yes
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input	Yes
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output	No
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and $I^2C$ modes.	No
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data $I/O$ ( $I^2C$ mode).	No
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output	No
RC6	bit6	ST	Input/output port pin	No
RC7	bit7	ST	Input/output port pin	No

Legend: ST = Schmitt Trigger input

## TABLE 3-6SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	xxxx xxxx	uuuu uuuu						
87h	TRISC	PORTC I	Data Direct	ion Regist	er					1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

## 6.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- Readable and writable
- 8-bit period register (PR2)
  - Readable and writable
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on match (TMR2 = PR2)
- Timer2 can be used by SSP and CCP

Timer2 has a control register, shown in Register 6-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-1 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PIC<sup>®</sup> MCU Mid-Range Reference Manual, (DS33023).

FIGURE 6-1: TIMER2 BLOCK DIAGRAM



## REGISTER 6-1:T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)



## 8.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

#### 8.1 <u>SSP Module Overview</u>

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)

For more information on SSP operation (including an I<sup>2</sup>C Overview), refer to the PIC<sup>®</sup> MCU Mid-Range Reference Manual, (DS33023). Also, refer to Application Note AN578, *"Use of the SSP Module in the I<sup>2</sup>C Multi-Master Environment."* 

### 8.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

Additional information on SPI operation may be found in the PIC<sup>®</sup> MCU Mid-Range Reference Manual, (DS33023).

8.2.1 OPERATION OF SSP MODULE IN SPI MODE

A block diagram of the SSP Module in SPI Mode is shown in Figure 8-1.

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, three pins are used:

- Serial Data Out (SDO)RC5/SDO
- Serial Data In (SDI)RC4/SDI/SDA
- Serial Clock (SCK)RC3/SCK/SCL

Additionally, a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)RA5/SS/AN4

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Operation (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock Edge (Output data on rising/falling edge of SCK)
- Clock Rate (master operation only)
- Slave Select Mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON reg-

ister, and then set bit SSPEN. This configures the SDI, SDO, SCK and  $\overline{SS}$  pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (master operation) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set (if used)

Note: When the SPI is in Slave Mode with  $\overline{SS}$  pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the  $\overline{SS}$  pin is set to VDD.

**Note:** If the SPI is used in Slave Mode with CKE = '1', then the  $\overline{SS}$  pin control must be enabled.

#### FIGURE 8-1: SSP BLOCK DIAGRAM (SPI MODE)



TABLE 8-1	<b>REGISTERS ASSOCIATED WITH SPI OPERATION</b>

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	—	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	—	ADIE	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
13h	SSPBUF	Synchronou	s Serial P	ort Receiv	e Buffer/	Transmit F	Register			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	0000 0000	0000 0000				
85h	TRISA	—	— — PORTA Data Direction Register								11 1111
87h	TRISC	PORTC Dat	a Direction	n Register						1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.

#### 8.3.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal

'1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Status Bits as Data Transfer is ReceivedBFSSPOV			Conoroto ACK	Set bit SSPIF
		$SSPSR \to SSPBUF$	Pulse	if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	Yes	No	Yes

#### TABLE 8-2 DATA TRANSFER RECEIVED BYTE ACTIONS

Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

## REGISTER 8-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE	D/A	Р	S	R/W	UA	BF	R = Readable bit
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset
bit 7:	SMP: S SPI Ma: $1 = Inpu 0 = Inpu SPI SIa SMP mi I^2 C MooThis bit$	PI data ir ster Oper ut data sa ut data sa ve Mode ust be cle de must be	nput sampl ration umpled at e umpled at r eared wher maintained	e phase and of data niddle of d n SPI is us d clear	output time ata output tin ed in slave n	me node		
bit 6:	<b>CKE</b> : S <u>SPI Mon</u> <u>CKP = 0</u> 1 = Data 0 = Data 1 = Data 0 = Data <u>I<sup>2</sup>C Mon</u> This bit	PI Clock <u>de</u> <u>0</u> a transmi <u>1</u> a transmi a transmi <u>de</u> must be	Edge Sele tted on ris tted on fall tted on fall tted on ris maintained	ct ng edge o ing edge c ing edge c ng edge o d clear	f SCK f SCK f SCK f SCK f SCK			
bit 5:	<b>D/A</b> : Da 1 = Indi 0 = Indi	ata/Addre cates tha cates tha	ss bit (I <sup>2</sup> C t the last b t the last b	mode only yte receive yte receive	) ed or transm ed or transm	itted was da itted was ac	ata ddress	
bit 4:	P: Stop detecter 1 = Indi 0 = Stop	bit (I <sup>2</sup> C r d last, SS cates tha p bit was	mode only. SPEN is cle t a stop bit not detect	This bit is eared) has been ed last	cleared whe	en the SSP et (this bit is	module is o	disabled, or when the Start bit i ET)
bit 3:	S: Start detecter 1 = Indi 0 = Star	bit (I <sup>2</sup> C i d last, SS cates tha rt bit was	mode only. SPEN is cle t a start bi not detect	This bit is eared) t has been ed last	cleared who detected las	en the SSP st (this bit is	module is o	disabled, or when the Stop bit i
bit 2:	R/W: Re This bit address 1 = Rea 0 = Writ	ead/Write holds th s match to ad te	e bit inform e R/W bit o the next s	ation (I <sup>2</sup> C i informatio start bit, st	mode only) n followin <u>g t</u> op bit, or AC	he last ado K bit.	dress match	n. This bit is only valid from th
bit 1:	<b>UA</b> : Up 1 = Indi 0 = Add	date Add cates tha Iress doe	ress (10-bi t the user s not need	t I <sup>2</sup> C mode needs to u to be upd	e only) pdate the ac ated	ldress in the	e SSPADD r	register
bit 0:	BF: Buf	fer Full S	tatus bit					
	$\frac{\text{Receive}}{1 = \text{Rec}}$ $0 = \text{Rec}$	e (SPI and ceive com ceive not	d I <sup>2</sup> C mode plete, SSF complete,	es) PBUF is ful SSPBUF is	l s empty			
	1 = Transm 1 = Transm 0 = Transm	ת (ו−C mc nsmit in p nsmit con	ae only) rogress, S 1plete, SSI	SPBUF is PBUF is er	full npty			

#### 10.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the  $\overline{PD}$  bit (STATUS<3>) is cleared, the  $\overline{TO}$  (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC, parameter D042).

#### 10.13.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on  $\overline{\text{MCLR}}$  pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External  $\overline{\text{MCLR}}$  Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits in the STATUS register can be used to determine the cause of device reset. The  $\overline{\text{PD}}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The  $\overline{\text{TO}}$  bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP capture mode interrupt.
- 3. Special event trigger (Timer1 in asynchronous mode using an external clock. CCP1 is in compare mode).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in slave mode (SPI/I<sup>2</sup>C).
- 6. USART RX or TX (synchronous slave mode).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is

regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device resumes execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, a NOP should follow the SLEEP instruction.

#### 10.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

<sup>© 1998-2013</sup> Microchip Technology Inc.

## FIGURE 10-10: WAKE-UP FROM SLEEP THROUGH INTERRUPT

; a1   a2   a3   a4 ; a osc1////////////////////////////////////	21   Q2   Q3   Q4		a1 a2 a3 a4	01 02 03 04	01   02   03   04	a1 a2 a3 a4
CLKOUT(4)		Tost(2)				
INT pin			1 1			
INTF flag (INTCON<1>)		<u>`</u>	, , ,	Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)	 	Processor in	<u> </u>     			
INSTRUCTION FLOW	1		1 1	· · ·	 	
PC X PC X	PC+1	PC+2	X PC+2	PC + 2	0004h	0005h
Instruction { fetched { Inst(PC) = SLEEP	Inst(PC + 1)		Inst(PC + 2)		Inst(0004h)	Inst(0005h)
Instruction Inst(PC - 1)	SLEEP		Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)

**Note 1:** XT, HS or LP oscillator mode assumed.

**2:** TOST = 1024TOSC (drawing not to scale) This delay will not be there for RC osc mode.

3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 10.14 Program Verification/Code Protection

If the code protection bits have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	Microchip does not recommend code pro-
	tecting windowed devices.

#### 10.15 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

#### 10.16 In-Circuit Serial Programming™

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three more lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details of serial programming, please refer to the In-Circuit Serial Programming (ICSP<sup>™</sup>) Guide, DS30277.

# PIC16C62B/72A

IORLW	Inclusive OR Literal with W					
Syntax:	[ <i>label</i> ] IORLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) .OR. $k \rightarrow$ (W)					
Status Affected:	Z					
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.					

MOVLW	Move Literal to W					
Syntax:	[ <i>label</i> ] MOVLW k					
Operands:	$0 \le k \le 255$					
Operation:	$k \rightarrow (W)$					
Status Affected:	None					
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.					

IORWF	Inclusive OR W with f					
Syntax:	[label] IORWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	(W) .OR. (f) $\rightarrow$ (destination)					
Status Affected:	Z					
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.					

MOVWF	Move W to f					
Syntax:	[label] MOVWF f					
Operands:	$0 \leq f \leq 127$					
Operation:	$(W) \rightarrow (f)$					
Status Affected:	None					
Description:	Move data from W register to register					

MOVF	Move f					
Syntax:	[label] MOVF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$					
Operation:	(f) $\rightarrow$ (destination)					
Status Affected:	Z					
Description:	The contents of register f is moved to a destination dependant upon the sta- tus of d. If $d = 0$ , destination is W reg- ister. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.					

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

stand-alone mode the PRO MATE II can read, verify or program PIC devices. It can also set code-protect bits in this mode.

#### 12.11 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PIC devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

#### 12.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PIC 8-bit microcontrollers. SIM-ICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

### 12.13 <u>PICDEM-1 Low-Cost PIC MCU</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

## 12.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

## 12.15 <u>PICDEM-3 Low-Cost PIC16CXXX</u> <u>Demonstration Board</u>

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

## 12.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug

© 1998-2013 Microchip Technology Inc.

#### 13.1 DC Characteristics: PIC16C62B/72A-04 (Commercial, Industrial, Extended) PIC16C62B/72A-20 (Commercial, Industrial, Extended)

			Standar	d Oper	atina C	ondition	e (unless otherwise stated)
			Operativ	u Opera			$< T_{\rm A} < \pm 70^{\circ} C$ for commercial
DC CHARACTERISTICS		Operating temperature $0.0 \le 1A \le +70.0$ for commercial					
						-40 C	$< T_A \leq +0.5$ °C for extended
						-+0 0	
Param No.	Sym	Characteristic	Min	Typ†	Мах	Units	Conditions
D001	Vdd	Supply Voltage	4.0	-	5.5	V	XT, RC and LP osc mode
D001A			4.5	-	5.5	V	HS osc mode
			VBOR*	-	5.5	V	BOR enabled (Note 7)
D002*	Vdr	RAM Data Retention Voltage (Note 1)	-	1.5	-	V	
D003	VPOR	<b>VDD Start Voltage</b> to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004*	SVDD	VDD Rise Rate to	0.05	-	-	V/ms	PWRT enabled (PWRTE bit clear)
D004A*		ensure internal	TBD	-	-		PWRT disabled (PWRTE bit set)
		Power-on Reset signal					See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	-	4.35	V	BODEN bit set
D010	IDD	Supply Current	-	2.7	5	mA	XT, RC osc modes
		(Note 2, 5)					Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			_	10	20	mΔ	HS osc mode
2010					20	110 (	Fosc = 20  MHz,  VDD = 5.5  V
D020	IPD	Power-down Current	-	10.5	42	μA	VDD = 4.0V, WDT enabled,-40°C to +85°C
		(Note 3, 5)	-	1.5	16	μA	VDD = 4.0V, WDT disabled, 0°C to +70°C
D021			-	1.5	19	μA	VDD = 4.0V, WDT disabled, -40°C to +85°C
D021B			-	2.5	19	μA	VDD = $4.0V$ , WDT disabled, $-40^{\circ}C$ to $+125^{\circ}C$
		Module Differential					
		Current (Note 6)					
D022*	$\Delta$ IWDT	Watchdog Timer	-	6.0	20	μA	WDTE BIT SET, VDD = 4.0V
D022A*	$\Delta$ IBOR	Brown-out Reset	-	TBD	200	μA	BODEN bit set, VDD = 5.0V

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will perform a brown-out reset when VDD falls below VBOR.

#### 13.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

#### FIGURE 13-5: EXTERNAL CLOCK TIMING



Param	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
NO.							
1A	Fosc	External CLKIN Frequency	DC	—	4	MHz	RC and XT osc modes
		(Note 1)	DC	—	4	MHz	HS osc mode (-04)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	0.1	—	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250		_	ns	RC and XT osc modes
		(Note 1)	250	—	—	ns	HS osc mode (-04)
			50	—	—	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
		Oscillator Period	250	—	—	ns	RC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			50	—	250	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High	100	—	—	ns	XT oscillator
	TosH	or Low Time	2.5	—	—	μs	LP oscillator
			15	_	_	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise	—	—	25	ns	XT oscillator
	TosF	or Fall Time	—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator

### TABLE 13-2: EXTERNAL CLOCK TIMING REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

NOTES:

## **APPENDIX A: REVISION HISTORY**

Version	Date	Revision Description
A	7/98	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16C6X Data Sheet</i> , DS30234, and the <i>PIC16C7X Data Sheet</i> , DS30390.

## APPENDIX B: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table B-1.

## TABLE B-1: CONVERSION CONSIDERATIONS

Difference	PIC16C62A/72	PIC16C62B/72A
Voltage Range	2.5V - 6.0V	2.5V - 5.5V
SSP module	Basic SSP (2 mode SPI)	SSP (4 mode SPI)
CCP module	CCP does not reset TMR1 when in special event trigger mode.	N/A
Timer1 module	Writing to TMR1L register can cause over- flow in TMR1H register.	N/A

## PIC16C62B/72A

## INDEX

## Α

A/D			. 49
	A/D Converter Enable (ADIE Bit)		. 14
	A/D Converter Flag (ADIF Bit)	15.	, 51
	A/D Converter Interrupt, Configuring		. 51
	ADCON0 Register	9.	, 49
	ADCON1 Register10	), 49.	50
	ADRES Register	9, 49.	51
	Analog Port Pins		6
	Analog Port Pins, Configuring		. 53
	Block Diagram		. 51
	Block Diagram, Analog Input Model		. 52
	Channel Select (CHS2:CHS0 Bits)		. 49
	Clock Select (ADCS1:ADCS0 Bits)		. 49
	Configuring the Module		.51
	Conversion Clock (TAD)		. 53
	Conversion Status (GO/DONE Bit)	49.	51
	Conversions		. 54
	Converter Characteristics		101
	Module On/Off (ADON Bit)		. 49
	Port Configuration Control (PCFG2:PCFG0 Bits	s)	. 50
	Sampling Requirements	, 	. 52
	Special Event Trigger (CCP)	35.	54
	Timing Diagram		102
Abso	olute Maximum Ratings		. 81
ADC	ON0 Register	9.	. 49
	ADCS1:ADCS0 Bits		. 49
	ADON Bit		. 49
	CHS2:CHS0 Bits		. 49
	GO/DONE Bit	49.	, 51
ADC	ON1 Register10	), 49.	50
	PCFG2:PCFG0 Bits		. 50
ADR	ES Register	9, 49.	, 51
Arch	itecture	· · ·	
	PIC16C62B/PIC16C72A Block Diagram		5
Asse	embler		
	MPASM Assembler		.75
<b>D</b>			
Б			

_

Banking, Data Memory	
Brown-out Reset (BOR)	
BOR Enable (BODEN Bit)	
BOR Status (BOR Bit)	
Timing Diagram	

### С

Capture (CCP Module)	
Block Diagram	
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	
Changing Between Capture Prescalers	
Software Interrupt	
Timer1 Mode Selection	
Capture/Compare/PWM	
Interaction of Two CCP Modules	
Capture/Compare/PWM (CCP)	
CCP1CON Register	
CCPR1H Register	
CCPR1L Register	
Enable (CCP1IE Bit)	14
Flag (CCP1IF Bit)	
RC2/CCP1 Pin	6
Timer Resources	
Timing Diagram	94

CCP1CON Register	
Code Protection	
CP1:CP0 Bits	
Block Diagram	
CCP Pin Configuration 35	
CCPB1H CCPB1L Begisters 35	
Software Interrupt	
Special Event Trigger	
Timer1 Mode Selection	
Configuration Bits55	
Conversion Considerations 111	
n	
Dete Memory 0	
Data Memory	
General Purpose Projectors	
Begister File Man	
Special Function Begisters	
DC Characteristics 84 86	
Development Support 75	
Direct Addressing	
E	
Electrical Characteristics	
Errala	
F	
Firmware Instructions67	
I/O Ports	
<sup>2</sup> C (SSP Module)	
ACK Pulse	
Addressing	
Block Diagram 41	
Buffer Full Status (BF Bit) 46	
Clock Polarity Select (CKP Bit) 47	
Data/Address (D/A Bit)46	
Master Mode 45	
Mode Select (SSPM3:SSPM0 Bits) 47	
Multi-Master Mode 45	
Read/Write Bit Information (R/W Bit) 42, 43, 44, 46	
Receive Overflow Indicator (SSPOV Bit) 47	
Heception	
Reception Timing Diagram	
Slave Mode	
Start (S Bit)	
Stop (P Bit)	
Synchronous Serial Port Enable (SSPEN Bit)	
Timing Diagram Start/Stop Bite	
1 mmy Diagram, Stary Stup Dits	

Transmission44Update Address (UA Bit)46ID Locations55, 66In-Circuit Serial Programming (ICSP)55, 66Indirect Addressing18FSR Register8, 9, 18INDF Register9Instruction Format67