



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 4MHz  |
| Connectivity               | I <sup>2</sup> C, SPI   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                       |
| Number of I/O              | 22  |
| Program Memory Size        | 3.5КВ (2К х 14)   |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 128 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V   |
| Data Converters            | A/D 5x8b  |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 28-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 28-SPDIP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc72a-04i-sp |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

| RP1 <sup>(1)</sup> | RP0 (STATUS<6:5>)   |
|--------------------|---|
| = 00 $\rightarrow$ | Bank0   |
| = 01 $\rightarrow$ | Bank1   |
| = 10 $\rightarrow$ | Bank2 (not implemented)   |
| = 11 $\rightarrow$ | Bank3 (not implemented)   |
| Note 1:            | Maintain this bit clear to ensure upward compati-<br>bility with future products. |

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some "high use" Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 2.5).

## FIGURE 2-2: REGISTER FILE MAP

| File<br>Address   |                       |                       | File<br>Address |  |  |
|---|-----------------------|-----------------------|-----------------|--|--|
| 00h   | INDF <sup>(1)</sup>   | INDF <sup>(1)</sup>   | 80h             |  |  |
| 01h   | TMR0                  | OPTION_REG            | 81h             |  |  |
| 02h   | PCL                   | PCL                   | 82h             |  |  |
| 03h   | STATUS                | STATUS                | 83h             |  |  |
| 04h   | FSR                   | FSR                   | 84h             |  |  |
| 05h   | PORTA                 | TRISA                 | 85h             |  |  |
| 06h   | PORTB                 | TRISB                 | 86h             |  |  |
| 07h   | PORTC                 | TRISC                 | 87h             |  |  |
| 08h   | —                     | _                     | 88h             |  |  |
| 09h   | —                     | _                     | 89h             |  |  |
| 0Ah   | PCLATH                | PCLATH                | 8Ah             |  |  |
| 0Bh   | INTCON                | INTCON                | 8Bh             |  |  |
| 0Ch   | PIR1                  | PIE1                  | 8Ch             |  |  |
| 0Dh   | —                     | —                     | 8Dh             |  |  |
| 0Eh   | TMR1L                 | PCON                  | 8Eh             |  |  |
| 0Fh   | TMR1H                 | _                     | 8Fh             |  |  |
| 10h   | T1CON                 | _                     | 90h             |  |  |
| 11h   | TMR2                  | _                     | 91h             |  |  |
| 12h   | T2CON                 | PR2                   | 92h             |  |  |
| 13h   | SSPBUF                | SSPADD                | 93h             |  |  |
| 14h   | SSPCON                | SSPSTAT               | 94h             |  |  |
| 15h   | CCPR1L                | _                     | 95h             |  |  |
| 16h   | CCPR1H                | _                     | 96h             |  |  |
| 17h   | CCP1CON               | _                     | 97h             |  |  |
| 18h   | —                     | _                     | 98h             |  |  |
| 19h   | —                     | _                     | 99h             |  |  |
| 1Ah   | —                     | _                     | 9Ah             |  |  |
| 1Bh   | —                     | _                     | 9Bh             |  |  |
| 1Ch   | —                     | _                     | 9Ch             |  |  |
| 1Dh   | —                     | _                     | 9Dh             |  |  |
| 1Eh   | ADRES <sup>(2)</sup>  | _                     | 9Eh             |  |  |
| 1Fh   | ADCON0 <sup>(2)</sup> | ADCON1 <sup>(2)</sup> | 9Fh             |  |  |
| 20h   |                       | General               | A0h             |  |  |
|   |                       | Purpose               |                 |  |  |
|   | General               | Registers             | BFh             |  |  |
|   | Purpose<br>Registers  | _                     | C0h             |  |  |
|   | riogiotoro            | _                     |                 |  |  |
| 7Fh   |                       | _                     | FFh             |  |  |
| Bank 0 Bank 1   |                       |                       |                 |  |  |
| Unimplemented data memory locations,                                  |                       |                       |                 |  |  |
| read as '0'.  |                       |                       |                 |  |  |
|   | ot a physical reg     | 5                     | tod on the      |  |  |
| 2: These registers are not implemented on the PIC16C62B, read as '0'. |                       |                       |                 |  |  |

#### 2.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.


The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, the write to these three bits is disabled. These bits are set or cleared according to the device logic. The TO and PD bits are not writable. The result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- **Note 1:** The IRP and RP1 bits are reserved. Maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions.

## REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)




## PIC16C62B/72A

#### 2.2.2.6 PCON REGISTER

The Power Control register (PCON) contains flag bits to allow differentiation between a Power-on Reset (POR), Brown-Out Reset (BOR) and resets from other sources.

Note: On Power-on Reset, the state of the BOR bit is unknown and is not predictable. If the BODEN bit in the configuration word is set, the user must first set the BOR bit on a POR, and check it on subsequent resets. If BOR is cleared while POR remains set, a Brown-out reset has occurred. If the BODEN bit is clear, the BOR bit may be ignored.

## REGISTER 2-6: PCON REGISTER (ADDRESS 8Eh)




## 8.3 <u>SSP I<sup>2</sup>C Operation</u>

The SSP module in I<sup>2</sup>C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to support firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 8-2: SSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



The SSP module has five registers for  $I^2C$  operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with start and stop bit interrupts enabled for firmware master mode support
- I<sup>2</sup>C Slave mode (10-bit address), with start and stop bit interrupts enabled for firmware master mode support
- I<sup>2</sup>C start and stop bit interrupts enabled for firmware master mode support, slave mode idle

Selection of any  $I^2C$  mode, with the SSPEN bit set, forces the SCL and SDA pins to be operated as open drain outputs, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I<sup>2</sup>C operation may be found in the PIC<sup>®</sup> MCU Mid-Range Reference Manual, (DS33023).

#### 8.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse, and load the SSPBUF register with the received value in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this  $\overline{ACK}$  pulse. This happens if either of the following conditions occur:

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was completed.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was completed.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 8-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the SSP module, is shown in timing parameter #100, THIGH, and parameter #101, TLOW.

#### 8.3.1.3 TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and the CKP will be cleared by hardware, holding SCL low. Slave devices cause the master to wait by holding the SCL line low. The transmit data is loaded into the SSPBUF register, which in turn loads the SSPSR register. When bit CKP (SSP-CON<4>) is set, pin RC3/SCK/SCL releases SCL. When the SCL line goes high, the master may resume operating the SCL line and receiving data. The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 8-4).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the  $\overline{ACK}$  pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not  $\overline{ACK}$ ), then the data transfer is complete. When the  $\overline{ACK}$  is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.




FIGURE 8-4: I<sup>2</sup>C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)

## 9.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

Note: This section applies to the PIC16C72A only.

The analog-to-digital (A/D) converter module has five input channels.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has the feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

Additional information on the A/D module is available in the PIC<sup>®</sup> MCU Mid-Range Reference Manual, (DS33023).

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The ADCON0 register, shown in Figure 9-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 9-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.


| R/W-0         | R/W-0  | R/W-0  | R/W-0  | R/W-0        | R/W-0                                | U-0 | R/W-0        |   |
|---------------|--|--|--|--------------|--------------------------------------|-----|--------------|---|
| ADCS1<br>bit7 | ADCS0  | CHS2   | CHS1   | CHS0         | GO/DONE                              | _   | ADON<br>bit0 | R = Readable bit<br>W = Writable bit<br>U = Unimplemented bit,<br>read as '0' |
| bit 7-6:      | 00 = Foso<br>01 = Foso<br>10 = Foso                                      | c/2<br>c/8<br>c/32                                       |  |              | Select bits                          | )   |              | - n = Value at POR reset  |
| bit 5-3:      | CHS2:CH<br>000 = cha<br>001 = cha<br>010 = cha<br>011 = cha<br>100 = cha | annel 0, (F<br>annel 1, (F<br>annel 2, (F<br>annel 3, (F | RÃO/ANO)<br>RA1/AN1)<br>RA2/AN2)<br>RA3/AN3) | el Select bi | ts                                   |     |              |   |
| bit 2:        | GO/DON   | E: A/D Co  | nversion                                     | Status bit   |                                      |     |              |   |
|               |  | onversion<br>onversion                                   | not in pro                                   |              | this bit starts t<br>s bit is automa |     |              | ware when the A/D   |
| bit 1:        | Unimpler   | nented: F  | Read as '0                                   | ı            |                                      |     |              |   |
| bit 0:        | <b>ADON</b> : $A_{1} = A/D c$  | onverter r   |  |              | l consumes no                        |     | n ourront    |   |

#### **REGISTER 9-1: ADCON0 REGISTER (ADDRESS 1Fh)**

#### 10.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-4 shows how the R/C combination is connected to the PIC16CXXX.

#### FIGURE 10-4: RC OSCILLATOR MODE



## 10.3 <u>Reset</u>

The PIC16CXXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged by any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on  $\overline{\text{MCLR}}$  reset during SLEEP, and on Brown-out Reset (BOR). They are not affected by a WDT Wake-up from SLEEP, which is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared depending on the reset situation, as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-5.

The PIC devices have a  $\overline{\text{MCLR}}$  noise filter in the  $\overline{\text{MCLR}}$  reset path. The filter will ignore small pulses. However, a valid  $\overline{\text{MCLR}}$  pulse must meet the minimum pulse width (TmcL, Specification #30).

No internal reset source (WDT, BOR, POR) will drive the  $\overline{\text{MCLR}}$  pin low.

## FIGURE 10-10: WAKE-UP FROM SLEEP THROUGH INTERRUPT

| ; a1   a2   a3   a4 ; (<br>osc1 /~//        | 21   Q2   Q3   Q4 ;<br>\/ |                       | 01 02 03 04  | a1 a2 a3 a4                   | a1 a2 a3 a4      | 01 02 03 04 |
|---|---------------------------|-----------------------|--------------|-------------------------------|------------------|-------------|
| CLKOUT(4)                                   |                           | Tost(2)               | /            | /                             | //               |             |
| INTF flag<br>(INTCON<1>)                    |                           |                       |              | Interrupt Latency<br>(Note 2) | -<br> <br> <br>  |             |
| GIE bit<br>(INTCON<7>)                      | <br> <br> +<br> <br>      | Processor in<br>SLEEP |              |                               | 1<br>1<br>1<br>1 |             |
| INSTRUCTION FLOW                            | 1                         |                       |              |                               |                  | · · · ·     |
| PC <u>X PC X</u>                            | PC+1                      | PC+2                  | PC+2         | X PC + 2                      | X 0004h          | X 0005h     |
| Instruction {<br>fetched { Inst(PC) = SLEEP | Inst(PC + 1)              | ,<br>,<br>,           | Inst(PC + 2) |                               | Inst(0004h)      | Inst(0005h) |
| Instruction<br>executed Inst(PC - 1)        | SLEEP                     | 1<br>1<br>1           | Inst(PC + 1) | Dummy cycle                   | Dummy cycle      | Inst(0004h) |

**Note 1:** XT, HS or LP oscillator mode assumed.

**2:** TOST = 1024TOSC (drawing not to scale) This delay will not be there for RC osc mode.

3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 10.14 Program Verification/Code Protection

If the code protection bits have not been programmed, the on-chip program memory can be read out for verification purposes.

| Note: | Microchip does not recommend code pro- |
|-------|--|
|       | tecting windowed devices.              |

#### 10.15 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

#### 10.16 In-Circuit Serial Programming™

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three more lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details of serial programming, please refer to the In-Circuit Serial Programming (ICSP™) Guide, DS30277.

# PIC16C62B/72A

| BTFSS            | Bit Test f, Skip if Set   |
|------------------|---|
| Syntax:          | [ <i>label</i> ] BTFSS f,b  |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$  |
| Operation:       | skip if (f <b>) = 1</b>   |
| Status Affected: | None  |
| Description:     | If bit 'b' in register 'f' is '0', then the next instruction is executed.<br>If bit 'b' is '1', then the next instruction is discarded and a $NOP$ is executed instead, making this a 2TCY instruction. |

| CLRF             | Clear f   |
|------------------|---|
| Syntax:          | [ <i>label</i> ] CLRF f   |
| Operands:        | $0 \le f \le 127$   |
| Operation:       | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z   |
| Description:     | The contents of register 'f' are cleared and the Z bit is set.        |

| BTFSC            | Bit Test, Skip if Clear  |
|------------------|--|
| Syntax:          | [ <i>label</i> ] BTFSC f,b   |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$  |
| Operation:       | skip if (f <b>) = 0</b>  |
| Status Affected: | None   |
| Description:     | If bit 'b' in register 'f' is '1', then the next instruction is executed.<br>If bit 'b' in register 'f' is '0', then the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction. |

| CLRW             | Clear W   |
|------------------|---|
| Syntax:          | [label] CLRW  |
| Operands:        | None  |
| Operation:       | $\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$ |
| Status Affected: | Z   |
| Description:     | W register is cleared. Zero bit (Z) is set.                           |

| CALL             | Call Subroutine  | CLRWDT           | Clear Watchdog Timer   |
|------------------|--|------------------|--|
| Syntax:          | [ <i>label</i> ] CALL k  | Syntax:          | [label] CLRWDT   |
| Operands:        | $0 \le k \le 2047$   | Operands:        | None   |
| Operation:       | (PC)+ 1 $\rightarrow$ TOS,<br>k $\rightarrow$ PC<10:0>,<br>(PCLATH<4:3>) $\rightarrow$ PC<12:11>   | Operation:       | $00h \rightarrow WDT$<br>0 $\rightarrow WDT$ prescaler,<br>1 $\rightarrow \overline{TO}$   |
| Status Affected: | None   |                  | $1 \rightarrow \overline{PD}$  |
| Description:     | Call Subroutine. First, return address   | Status Affected: | TO, PD   |
|                  | (PC+1) is pushed onto the stack. The<br>eleven bit immediate address is loaded<br>into PC bits <10:0>. The upper bits of<br>the PC are loaded from PCLATH.<br>CALL is a two cycle instruction. | Description:     | CLRWDT instruction resets the Watch-<br>dog Timer. It also resets the prescaler<br>of the WDT. Status bits TO and PD<br>are set. |

## PIC16C62B/72A

and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

## 12.17 <u>SEEVAL Evaluation and Programming</u> <u>System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials<sup>™</sup> and secure serials. The Total Endurance<sup>™</sup> Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

## 12.18 <u>KEELOQ Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

## **13.0 ELECTRICAL CHARACTERISTICS**

### Absolute Maximum Ratings (†)

| Ambient temperature under bias  | 55°C to +125°C            |
|---|---------------------------|
| Storage temperature   |                           |
| Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)  |                           |
| Voltage on VDD with respect to VSS  |                           |
| Voltage on MCLR with respect to Vss (Note 2)  |                           |
| Voltage on RA4 with respect to Vss  |                           |
| Total power dissipation (Note 1)  |                           |
| Maximum current out of Vss pin  |                           |
| Maximum current into VDD pin  |                           |
| Input clamp current, Iк (VI < 0 or VI > VDD)  | ±20 mA                    |
| Output clamp current, loк (Vo < 0 or Vo > VDD)  |                           |
| Maximum output current sunk by any I/O pin  | 25 mA                     |
| Maximum output current sourced by any I/O pin   | 25 mA                     |
| Maximum current sunk by PORTA and PORTB (combined)  | 200 mA                    |
| Maximum current sourced by PORTA and PORTB (combined)   | 200 mA                    |
| Maximum current sunk by PORTC   | 200 mA                    |
| Maximum current sourced by PORTC  | 200 mA                    |
| <b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VDD-V | ЮН) x IOH} + ∑(VOI x IOL) |

**2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 13.1 DC Characteristics: PIC16C62B/72A-04 (Commercial, Industrial, Extended) PIC16C62B/72A-20 (Commercial, Industrial, Extended)

|              |               |   |         |   |                                      |            | ns (unless otherwise stated)                                   |  |
|--------------|---------------|---|---------|---|--------------------------------------|------------|--|--|
| DC CHA       | Operatir      | ng temp   | erature | $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial |                                      |            |  |  |
| DC CHA       | NACIE         |   |         |   |                                      | -40°C      | $\leq$ TA $\leq$ +85°C for industrial                          |  |
|              |               |   |         | -40°C   | $\leq$ TA $\leq$ +125°C for extended |            |  |  |
| Param<br>No. | Sym           | Characteristic  | Min     | Тур†  | Max                                  | Units      | Conditions   |  |
| -            |               |   |         |   |                                      |            |  |  |
| D001         | Vdd           | Supply Voltage  | 4.0     | -   | 5.5                                  | V          | XT, RC and LP osc mode   |  |
| D001A        |               |   | 4.5     | -   | 5.5                                  | V          | HS osc mode  |  |
|              |               |   | VBOR*   | -   | 5.5                                  | V          | BOR enabled (Note 7)   |  |
| D002*        | Vdr           | RAM Data Retention <b>Voltage</b> (Note 1)                              | -       | 1.5   | -                                    | V          |  |  |
| D003         | VPOR          | <b>VDD Start Voltage</b> to<br>ensure internal<br>Power-on Reset signal | -       | Vss   | -                                    | V          | See section on Power-on Reset for details                      |  |
| D004*        | SVDD          | VDD Rise Rate to  | 0.05    | -   | -                                    | V/ms       |  |  |
| D004A*       |               | ensure internal   | TBD     | -   | -                                    |            | PWRT disabled (PWRTE bit set)                                  |  |
|              |               | Power-on Reset signal   |         |   |                                      |            | See section on Power-on Reset for details                      |  |
| D005         | VBOR          | Brown-out Reset<br>voltage trip point                                   | 3.65    | -   | 4.35                                 | V          | BODEN bit set  |  |
| D010         | IDD           | Supply Current  | -       | 2.7   | 5                                    | mA         | XT, RC osc modes   |  |
|              |               | (Note 2, 5)   |         |   |                                      |            | Fosc = 4 MHz, VDD = 5.5V (Note 4)                              |  |
| D013         |               |   | -       | 10  | 20                                   | mA         | HS osc mode  |  |
| 2010         |               |   |         |   | 20                                   |            | Fosc = 20  MHz,  VDD = 5.5  V                                  |  |
| D020         | IPD           | Power-down Current  | -       | 10.5  | 42                                   | μA         | VDD = 4.0V, WDT enabled,-40°C to +85°C                         |  |
|              |               | (Note 3, 5)   | -       | 1.5   | 16                                   | μA         | VDD = $4.0V$ , WDT disabled, 0°C to +70°C                      |  |
| D021         |               |   | -       | 1.5   | 19                                   | μ <b>Α</b> | VDD = 4.0V, WDT disabled, -40°C to +85°C                       |  |
| D021B        |               |   | -       | 2.5   | 19                                   | μΑ         | VDD = $4.0V$ , WDT disabled, $-40^{\circ}C$ to $+125^{\circ}C$ |  |
|              |               | Module Differential   |         |   |                                      |            |  |  |
|              |               | Current (Note 6)  |         |   |                                      |            |  |  |
| D022*        | $\Delta IWDT$ | Watchdog Timer  | -       | 6.0   | 20                                   | μA         | WDTE BIT SET, VDD = 4.0V                                       |  |
| D022A*       | $\Delta IBOR$ | Brown-out Reset   | -       | TBD   | 200                                  | μA         | BODEN bit set, VDD = 5.0V                                      |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: This is the voltage where the device enters the Brown-out Reset. When BOR is enabled, the device will perform a brown-out reset when VDD falls below VBOR.

| DC CHA       | RISTICS | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |         |      |     |       |   |
|--------------|---------|--|---------|------|-----|-------|---|
| Param<br>No. | Sym     | Characteristic                                       | Min     | Тур† | Мах | Units | Conditions  |
|              |         |  | -       | -    | 0.6 | V     | IOL = 7.0 mA, VDD = 4.5V,<br>-40°C to +125°C                            |
| D083         |         | OSC2/CLKOUT<br>(RC osc mode)                         | -       | -    | 0.6 | V     | IOL = 1.6 mA, VDD = 4.5V,<br>-40°C to +85°C                             |
|              |         |  | -       | -    | 0.6 | V     | IOL = 1.2 mA, VDD = 4.5V,<br>-40°C to +125°C                            |
|              |         | Output High Voltage                                  |         |      |     |       |   |
| D090         | Vон     | I/O ports (Note 3)                                   | VDD-0.7 | -    | -   | V     | IOH = -3.0 mA, VDD = 4.5V,<br>-40°C to +85°C                            |
|              |         |  | Vdd-0.7 | -    | -   | V     | IOH = -2.5 mA, VDD = 4.5V,<br>-40°С to +125°С                           |
| D092         |         | OSC2/CLKOUT (RC osc<br>mode)                         | VDD-0.7 | -    | -   | V     | IOH = -1.3 mA, VDD = 4.5V,<br>-40°С to +85°С                            |
|              |         |  | VDD-0.7 | -    | -   | V     | IOH = -1.0 mA, VDD = 4.5V,<br>-40°C to +125°C                           |
| D150*        | Vod     | Open-Drain High Voltage                              | -       | -    | 8.5 | V     | RA4 pin   |
|              |         | Capacitive Loading Specs<br>on Output Pins           |         |      |     |       |   |
| D100         | Cosc2   | OSC2 pin   | -       | -    | 15  | pF    | In XT, HS and LP modes when<br>external clock is used to drive<br>OSC1. |
| D101         | Сю      | All I/O pins and OSC2 (in RC mode)                   | -       | -    | 50  | pF    |   |
| D102         | Cb      | SCL, SDA in I <sup>2</sup> C mode                    | -       | -    | 400 | pF    |   |


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the device be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.



#### FIGURE 13-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

| Param.<br>No. | Symbol                | Characterist                              | Min         | Тур†         | Max | Units | Conditions |        |
|---------------|-----------------------|---|-------------|--------------|-----|-------|------------|--------|
| 70            | TssL2scH,<br>TssL2scL | SS↓ to SCK↓ or SCK↑ input                 | Тсү         | —            | —   | ns    |            |        |
| 71            | TscH                  | SCK input high time                       | Continuous  | 1.25Tcy + 30 | —   | _     | ns         |        |
| 71A           |                       | (slave mode)                              | Single Byte | 40           |     | _     | ns         | Note 1 |
| 72            | TscL                  | SCK input low time                        | Continuous  | 1.25Tcy + 30 | —   |       | ns         |        |
| 72A           |                       | (slave mode)                              | Single Byte | 40           | _   | _     | ns         | Note 1 |
| 73            | TdiV2scH,<br>TdiV2scL | Setup time of SDI data inpu               | 100         | —            | —   | ns    |            |        |
| 73A           | Тв2в                  | Last clock edge of Byte1 to edge of Byte2 | 1.5Tcy + 40 | —            | —   | ns    | Note 1     |        |
| 74            | TscH2diL,<br>TscL2diL | Hold time of SDI data input               | 100         | —            | —   | ns    |            |        |
| 75            | TdoR                  | SDO data output rise time                 | PIC16CXX    | _            | 10  | 25    | ns         |        |
|               |                       |   | PIC16LCXX   | _            | 20  | 45    | ns         |        |
| 76            | TdoF                  | SDO data output fall time                 |             | _            | 10  | 25    | ns         |        |
| 78            | TscR                  | SCK output rise time                      | PIC16CXX    | _            | 10  | 25    | ns         |        |
|               |                       | (master mode)                             | PIC16LCXX   | _            | 20  | 45    | ns         |        |
| 79            | TscF                  | SCK output fall time (maste               | er mode)    | _            | 10  | 25    | ns         |        |
| 80            | TscH2doV,             | SDO data output valid                     | PIC16CXX    | _            | _   | 50    | ns         |        |
| TscL2         | TscL2doV              | after SCK edge                            | PIC16LCXX   | _            | —   | 100   | ns         | ]      |


#### TABLE 13-7: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

© 1998-2013 Microchip Technology Inc.

## FIGURE 13-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)



## TABLE 13-8: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)


| Param.<br>No. | Symbol                | Characteris                               | Min         | Тур†         | Мах | Units | Conditions |        |
|---------------|-----------------------|---|-------------|--------------|-----|-------|------------|--------|
| 71            | TscH                  | SCK input high time                       | Continuous  | 1.25Tcy + 30 | -   | _     | ns         |        |
| 71A           |                       | (slave mode)                              | Single Byte | 40           | —   |       | ns         | Note 1 |
| 72            | TscL                  | SCK input low time                        | Continuous  | 1.25Tcy + 30 | —   |       | ns         |        |
| 72A           |                       | (slave mode)                              | Single Byte | 40           | —   |       | ns         | Note 1 |
| 73            | TdiV2scH,<br>TdiV2scL | Setup time of SDI data input to SCK edge  |             | 100          | —   | _     | ns         |        |
| 73A           | Тв2в                  | Last clock edge of Byte1<br>edge of Byte2 | 1.5Tcy + 40 | _            | —   | ns    | Note 1     |        |
| 74            | TscH2diL,<br>TscL2diL | Hold time of SDI data inp                 | 100         | —            | —   | ns    |            |        |
| 75 Tdo        | TdoR                  | SDO data output rise                      | PIC16CXX    |              | 10  | 25    | ns         |        |
|               |                       | time                                      | PIC16LCXX   |              | 20  | 45    | ns         |        |
| 76            | TdoF                  | SDO data output fall time                 |             | —            | 10  | 25    | ns         |        |
| 78            | TscR                  | SCK output rise time                      | PIC16CXX    | —            | 10  | 25    | ns         |        |
|               |                       | (master mode)                             | PIC16LCXX   |              | 20  | 45    | ns         |        |
| 79            | TscF                  | SCK output fall time (master mode)        |             |              | 10  | 25    | ns         |        |
| 80            | TscH2doV,             | SDO data output valid                     | PIC16CXX    | —            | —   | 50    | ns         |        |
|               | TscL2doV              | after SCK edge                            | PIC16LCXX   |              | —   | 100   | ns         | ]      |
| 81            | TdoV2scH,<br>TdoV2scL | SDO data output setup to                  | Тсү         |              | _   | ns    |            |        |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Specification 73A is only required if specifications 71A and 72A are used.

NOTES:

## 15.3 <u>28-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)</u>




|                            | UTIILS |       |       |       |       |       |       |  |
|----------------------------|--------|-------|-------|-------|-------|-------|-------|--|
| Dimensio                   | MIN    | NOM   | MAX   | MIN   | NOM   | MAX   |       |  |
| Number of Pins             | n      |       | 28    |       |       | 28    |       |  |
| Pitch                      | р      |       | .100  |       |       | 2.54  |       |  |
| Top to Seating Plane       | Α      | .170  | .183  | .195  | 4.32  | 4.64  | 4.95  |  |
| Ceramic Package Height     | A2     | .155  | .160  | .165  | 3.94  | 4.06  | 4.19  |  |
| Standoff                   | A1     | .015  | .023  | .030  | 0.38  | 0.57  | 0.76  |  |
| Shoulder to Shoulder Width | E      | .300  | .313  | .325  | 7.62  | 7.94  | 8.26  |  |
| Ceramic Pkg. Width         | E1     | .285  | .290  | .295  | 7.24  | 7.37  | 7.49  |  |
| Overall Length             | D      | 1.430 | 1.458 | 1.485 | 36.32 | 37.02 | 37.72 |  |
| Tip to Seating Plane       | L      | .135  | .140  | .145  | 3.43  | 3.56  | 3.68  |  |
| Lead Thickness             | С      | .008  | .010  | .012  | 0.20  | 0.25  | 0.30  |  |
| Upper Lead Width           | B1     | .050  | .058  | .065  | 1.27  | 1.46  | 1.65  |  |
| Lower Lead Width           | В      | .016  | .019  | .021  | 0.41  | 0.47  | 0.53  |  |
| Overall Row Spacing        | eB     | .345  | .385  | .425  | 8.76  | 9.78  | 10.80 |  |
| Window Width               | W1     | .130  | .140  | .150  | 3.30  | 3.56  | 3.81  |  |
| Window Length              | W2     | .290  | .300  | .310  | 7.37  | 7.62  | 7.87  |  |
|                            |        |       |       |       |       |       |       |  |

\*Controlling Parameter JEDEC Equivalent: MO-058 Drawing No. C04-080

© 1998-2013 Microchip Technology Inc.

#### 28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP) 15.5



| Units            |  |   |  | MILLIMETERS*   |  |  |  |
|------------------|--|---|--|--|--|--|--|
| Dimension Limits |  |   | MAX  | MIN  | NOM  | MAX  |  |
| n                |  | 28  |  |  | 28   |  |  |
| р                |  | .026  |  |  | 0.66   |  |  |
| Α                | .068   | .073  | .078   | 1.73   | 1.85   | 1.98   |  |
| A2               | .064   | .068  | .072   | 1.63   | 1.73   | 1.83   |  |
| A1               | .002   | .006  | .010   | 0.05   | 0.15   | 0.25   |  |
| E                | .299   | .309  | .319   | 7.59   | 7.85   | 8.10   |  |
| E1               | .201   | .207  | .212   | 5.11   | 5.25   | 5.38   |  |
| D                | .396   | .402  | .407   | 10.06  | 10.20  | 10.34  |  |
| L                | .022   | .030  | .037   | 0.56   | 0.75   | 0.94   |  |
| С                | .004   | .007  | .010   | 0.10   | 0.18   | 0.25   |  |
| ¢                | 0  | 4   | 8  | 0.00   | 101.60   | 203.20   |  |
| В                | .010   | .013  | .015   | 0.25   | 0.32   | 0.38   |  |
| α                | 0  | 5   | 10   | 0  | 5  | 10   |  |
| β                | 0  | 5   | 10   | 0  | 5  | 10   |  |
|                  | n   p   A   A2   A1   E   D1   D   L   c   φ   B   α | n   p   A .068   A2 .064   A1 .002   E .299   E1 .201   D .396   L .022   c .004   φ 0   B .010   α 0 | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |  |

\*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-150

Drawing No. C04-073

## APPENDIX C: MIGRATION FROM BASE-LINE TO MID-RANGE DEVICES

This section discusses how to migrate from a baseline device (i.e., PIC16C5X) to a mid-range device (i.e., PIC16CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

- 1. Instruction word length is increased to 14-bits. This allows larger page sizes both in program memory (2K now as opposed to 512 before) and register file (128 bytes now versus 32 bytes before).
- A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW. Two instructions TRIS and OPTION are being phased out although they are kept for compati-bility with PIC16C5X.
- 5. OPTION\_REG and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- 9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake up from SLEEP through interrupt is added.

- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- 15. "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (POR).
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

To convert code written for PIC16C5X to PIC16CXXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.