

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Batalla	
Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc72at-04i-ss

### 2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these microcontrollers. Each block (Program Memory and Data Memory) has its own bus, so that concurrent access can occur.


Additional information on device memory may be found in the  $PICmicro^{TM}$  Mid-Range Reference Manual, (DS33023).

## 2.1 <u>Program Memory Organization</u>

The PIC16C62B/72A devices have a 13-bit program counter capable of addressing an 8K  $\times$  14 program memory space. Each device has 2K  $\times$  14 words of program memory. Accessing a location above 07FFh will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



#### 2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 2-5: PIR1 REGISTER (ADDRESS 0Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	ADIF <sup>(1)</sup>	1	-	SSPIF	CCP1IF	TMR2IF	TMR1IF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
bit 7:	Unimplen	nented: R	ead as '0	,				
bit 6:	<b>ADIF</b> <sup>(1)</sup> : A 1 = An A/I 0 = The A	D convers	ion compl	eted (mus	t be cleared	d in softwa	re)	
bit 5-4:	Unimplen	nented: R	ead as '0	1				

Note:

- SSPIF: Synchronous Serial Port Interrupt Flag bit bit 3:
  - 1 = The transmission/reception is complete (must be cleared in software)
  - 0 = Waiting to transmit/receive
- CCP1IF: CCP1 Interrupt Flag bit bit 2:

#### Capture Mode

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

#### Compare Mode

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

### **PWM Mode**

Unused in this mode

- bit 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
  - 1 = TMR2 to PR2 match occurred (must be cleared in software)
  - 0 = No TMR2 to PR2 match occurred
- bit 0: TMR1IF: TMR1 Overflow Interrupt Flag bit
  - 1 = TMR1 register overflowed (must be cleared in software)
  - 0 = TMR1 register did not overflow
- Note 1: The PIC16C62B does not have an A/D module. This bit location is reserved on these devices. Always maintain this bit clear.

### **3.0 I/O PORTS**

Some I/O port pins are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC<sup>®</sup> MCU Mid-Range Reference Manual, (DS33023).

### 3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, (i.e., put the contents of the output latch on the selected pin).

The PORTA register reads the state of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Pin RA5 is multiplexed with the SSP to become the RA5/SS pin.

On the PIC16C72A device, other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

**Note:** On a Power-on Reset, pins with analog functions are configured as analog inputs with digital input buffers disabled. A digital read of these pins will return '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

## FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS





FIGURE 3-2: BLOCK DIAGRAM OF RA4/T0CKI PIN



## PIC16C62B/72A

TABLE 3-1 PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input(1)
RA1/AN1	bit1	TTL	Input/output or analog input(1)
RA2/AN2	bit2	TTL	Input/output or analog input(1)
RA3/AN3/VREF	bit3	TTL	Input/output or analog input <sup>(1)</sup> or VREF <sup>(1)</sup>
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input <sup>(1)</sup>

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: The PIC16C62B does not implement the A/D module.

## TABLE 3-2 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
05h	PORTA (for PIC16C72A only)	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
05h	PORTA (for PIC16C62B only)	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA	_	_	PORTA	Data D	irection	Register			11 1111	11 1111
9Fh	ADCON1 <sup>(1)</sup>	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.**Note 1:**The PIC16C62B does not implement the A/D module. Maintain this register clear.


#### 7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register, when an event occurs on pin RC2/CCP1. An event is defined as:

- every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit ,CCP1IF (PIR1<2>), is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

## FIGURE 7-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 7.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

**Note:** If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

#### 7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work consistently.

#### 7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should clear CCP1IE (PIE1<2>) before changing the capture mode to avoid false interrupts. Clear the interrupt flag bit, CCP1IE before setting CCP1IE.

#### 7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
CLRF CCP1CON ;Turn CCP module off

MOVLW NEW_CAPT_PS ;Load the W reg with
    ; the new prescaler
    ; mode value and CCP ON

MOVWF CCP1CON ;Load CCP1CON with this
    ; value
```

# 9.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

**Note:** This section applies to the PIC16C72A only.

The analog-to-digital (A/D) converter module has five input channels.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has the feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

Additional information on the A/D module is available in the PIC<sup>®</sup> MCU Mid-Range Reference Manual, (DS33023).

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The ADCON0 register, shown in Figure 9-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 9-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

## **REGISTER 9-1:ADCONO REGISTER (ADDRESS 1Fh)**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit7		•					bit0

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from an internal RC oscillator)

bit 5-3: CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0)

001 = channel 1, (RA1/AN1)

010 = channel 2, (RA2/AN2)

011 = channel 3, (RA3/AN3)

100 = channel 4, (RA5/AN4)

bit 2: GO/DONE: A/D Conversion Status bit

#### If ADON = 1

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion)
- 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: Unimplemented: Read as '0'

bit 0: ADON: A/D On bit

- 1 = A/D converter module is operating
- 0 = A/D converter module is shutoff and consumes no operating current

# 10.0 SPECIAL FEATURES OF THE CPU

The PIC16C62B/72A devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Mode Selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- · Watchdog Timer (WDT)
- SLEEP
- Code protection
- · ID locations
- In-circuit serial programming<sup>™</sup> (ICSP)

These devices have a Watchdog Timer, which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The

other is the Power-up Timer (PWRT), which provides a fixed delay on power-up only and is designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

Additional information on special features is available in the  $PIC^{\textcircled{\tiny{0}}}$  MCU Mid-Range Reference Manual, (DS33023).

### 10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.


#### FIGURE 10-1: CONFIGURATION WORD

CP1 CP0 CP1 CP0 CP1 CP0 BODEN CP1 CP0 **PWRTE** WDTE FOSC1 FOSC0 Register: CONFIG Address: 2007h bit13 bit0 bit 13-8 CP1:CP0: Code Protection bits (2) 5-4: 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected bit 7: Unimplemented: Read as '1' **BODEN**: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled **PWRTE**: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTE. All of the CP1:CP0 pairs must be given the same value to enable the code protection scheme listed.

#### 10.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-4 shows how the R/C combination is connected to the PIC16CXXX.

#### FIGURE 10-4: RC OSCILLATOR MODE



#### 10.3 Reset

The PIC16CXXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)


Some registers are not affected in any reset condition; their status is unknown on POR and unchanged by any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on  $\overline{\text{MCLR}}$  reset during SLEEP, and on Brown-out Reset (BOR). They are not affected by a WDT Wake-up from SLEEP, which is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared depending on the reset situation, as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-5.

The PIC devices have a  $\overline{MCLR}$  noise filter in the  $\overline{MCLR}$  reset path. The filter will ignore small pulses. However, a valid  $\overline{MCLR}$  pulse must meet the minimum pulse width (TmcL, Specification #30).

No internal reset source (WDT, BOR, POR) willdrive the  $\overline{\text{MCLR}}$  pin low.

## FIGURE 10-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




### 10.4 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified (SVDD, parameter D004). For a slow rise time, see Figure 10-6.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions.

FIGURE 10-6: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
  - 3: R1 =  $100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}$ /VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

## 10.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (TPWRT, parameter #33) from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameters for details.

### 10.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay is over (Tost, parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

**Note:** The OST delay may not occur when the device wakes from SLEEP.

### 10.7 Brown-Out Reset (BOR)

The configuration bit, BODEN, can enable or disable the Brown-Out Reset circuit. If VPP falls below Vbor (parameter #35, about  $100\mu S$ ), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a reset may not occur.

Once the brown-out occurs, the device will remain in brown-out reset until VDD rises above VBOR. The power-up timer then keeps the device in reset for TPWRT (parameter #33, about 72mS). If VDD should fall below VBOR during TPWRT, the brown-out reset process will restart when VDD rises above VBOR with the power-up timer reset. The power-up timer is always enabled when the brown-out reset circuit is enabled, regardless of the state of the  $\overline{\text{PWRT}}$  configuration bit.

stand-alone mode the PRO MATE II can read, verify or program PIC devices. It can also set code-protect bits in this mode.

## 12.11 PICSTART Plus Entry Level Development System

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PIC devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

## 12.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PIC 8-bit microcontrollers. SIM-ICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

## 12.13 PICDEM-1 Low-Cost PIC MCU Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

## 12.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

## 12.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

### 12.16 **PICDEM-17**

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug


TABLE 12-1: DEVELOPMENT TOOLS FROM MICROCHIP

	/ biciscx		< blc1ec2	/ PIC16C6	/ PIC16CX	✓ blC16F62	/ bic16C7	V PIC16C7X	> PIC16C8)	√ biC16F8X	X629L2IG	< < blocks	XY27T12I4	< bic18CXX	59CXX\ 59CXX\	нсеххх	MCRFXXX	WCP2510
1														>				
	`	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
	`	`	`	>	`	* *	>	^	>	>	>	`	>	>				
	>	>	>	>	>		>	>	>		>	>	>					
	`		>	>	>		>	<b>,</b>	>		>							
				*			*>			>								
	>	>	>	>	^	**^	^	^	^	>	>	>	>	>				
	>	>	>	>	>	**>	>	^	^	>	>	>	>	>	>	^		
	>		>															
			^		^		<b>√</b>		^			>						
				à			✓†							>				
											>							
		^																
													>					
																^		
																^		
																	>	
																	>	
																	>	
																	>	
																		>

\*\* Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.


FIGURE 13-3: PIC16C62B/72A-04 VOLTAGE-FREQUENCY GRAPH




#### 13.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 13-1 apply to all timing specifications unless otherwise noted. Figure 13-4 specifies the load conditions for the timing specifications.

TABLE 13-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC



## FIGURE 13-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



T0CKI T1OSO/T1CKI 48 TMR0 or TMR1 Note: Refer to Figure 13-4 for load conditions.

FIGURE 13-9: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

**TABLE 13-5**: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characteristic		Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse W	/idth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	TtOL	T0CKI Low Pulse W	idth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns	
				With Prescaler	Greater of: 20 or TCY + 40 N	_	_	ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, Pr	rescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	PIC16CXX	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16LCXX	25	-	_	ns	
			Asynchronous	PIC16CXX	30	_	_	ns	
				PIC16LCXX	50	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Pr	rescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	PIC16CXX	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16LCXX	25	_	_	ns	
			Asynchronous	PIC16CXX	30	_	_	ns	
				PIC16LCXX	50	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16CXX	GREATER OF: 30 OR TCY + 40 N	-	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16LCXX	GREATER OF: 50 OR TCY + 40 N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16CXX	60	_	_	ns	
				PIC16LCXX	100	_	_	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled by			DC	_	200	kHz	
48	TCKEZtmr1	Delay from external	clock edge to time	r increment	2Tosc	_	7Tosc	_	

 <sup>\*</sup> These parameters are characterized but not tested.
 † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)




TABLE 13-10: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteris	stic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ ii	nput	Tcy	_		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73A	Тв2в	Last clock edge of Byte1 edge of Byte2	to the 1st clock	1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data inp	out to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise	PIC16CXX	_	10	25	ns	
		time	PIC16LCXX		20	45	ns	
76	TdoF	SDO data output fall time	e	_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-im	npedance	10	_	50	ns	
78	TscR	SCK output rise time	PIC16CXX	_	10	25	ns	
		(master mode)	PIC16LCXX	_	20	45	ns	
79	TscF	SCK output fall time (ma	ster mode)	_	10	25	ns	
80	TscH2doV,	SDO data output valid	PIC16CXX	_	_	50	ns	
	TscL2doV	after SCK edge	PIC16LCXX	_	_	100	ns	
82	TssL2doV	SDO data output valid	PIC16CXX	_	_	50	ns	
		after SS↓ edge	PIC16LCXX	_	_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

TABLE 13-13: A/D CONVERTER CHARACTERISTICS:

PIC16C72A-04 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C72A-20 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16LC72A-04 (COMMERCIAL, INDUSTRIAL)

Param No.	Sym	Characte	ristic	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution			_	8-bits	bit	$VREF = VDD = 5.12V$ , $VSS \le VAIN \le VREF$
A02	Eabs	Total Absolute error		_	_	< ± 1	LSB	$VREF = VDD = 5.12V$ , $VSS \le VAIN \le VREF$
A03	EIL	Integral linearity error		_	_	< ± 1	LSB	$\begin{aligned} & \text{VREF} = \text{VDD} = 5.12\text{V}, \\ & \text{VSS} \leq \text{VAIN} \leq \text{VREF} \end{aligned}$
A04	EDL	Differential linearity e	rror	_	_	< ± 1	LSB	$\begin{aligned} & \text{VREF} = \text{VDD} = 5.12\text{V}, \\ & \text{VSS} \leq \text{VAIN} \leq \text{VREF} \end{aligned}$
A05	EFS	Full scale error			_	< ± 1	LSB	$\begin{aligned} & \text{VREF} = \text{VDD} = 5.12\text{V}, \\ & \text{VSS} \leq \text{VAIN} \leq \text{VREF} \end{aligned}$
A06	Eoff	Offset error		_	_	< ± 1	LSB	$\begin{aligned} & \text{VREF} = \text{VDD} = 5.12\text{V}, \\ & \text{VSS} \leq \text{VAIN} \leq \text{VREF} \end{aligned}$
A10	_	Monotonicity		_	guaranteed (Note 3)	_	_	$Vss \leq Vain \leq Vref$
A20	VREF	Reference voltage		2.5V	_	VDD + 0.3	V	
A25	VAIN	Analog input voltage		Vss - 0.3	_	VREF + 0.3	V	
A30	ZAIN	Recommended impe analog voltage sourc		_	_	10.0	kΩ	
A40	IAD	A/D conversion	PIC16CXX	_	180	_	μΑ	Average current con-
		current (VDD)	PIC16LCXX	_	90	ı	μΑ	sumption when A/D is on. (Note 1)
A50	IREF	VREF input current (N	ote 2)	10	_	1000	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see
				_	_	10	μΑ	Section 9.1. During A/D conversion cycle

<sup>\*</sup> These parameters are characterized but not tested.

- **Note 1:** When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
  - 3: The A/D conversion result never decreases with an increase in the Input Voltage and has no missing codes.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C62B/72A

INDEX	CCP1CON Register	33
Λ	CCP1M3:CCP1M0 Bits	
A	CCP1X:CCP1Y Bits	
A/D49	Code Protection55, 6	
A/D Converter Enable (ADIE Bit)14	CP1:CP0 Bits	
A/D Converter Flag (ADIF Bit)15, 51	Compare (CCP Module)	
A/D Converter Interrupt, Configuring51	Block Diagram	
ADCON0 Register	CCP Pin Configuration	
ADCON1 Register10, 49, 50	CCPR1H:CCPR1L Registers	
ADRES Register9, 49, 51	Software Interrupt	
Analog Port Pins6	Special Event Trigger29, 35, 5	
Analog Port Pins, Configuring53	Timer1 Mode Selection	
Block Diagram51	Configuration Bits	
Block Diagram, Analog Input Model52	Conversion Considerations1	11
Channel Select (CHS2:CHS0 Bits)49	D	
Clock Select (ADCS1:ADCS0 Bits)49	_	
Configuring the Module51	Data Memory	
Conversion Clock (TAD)53	Bank Select (RP1:RP0 Bits)8,	
Conversion Status (GO/DONE Bit)	General Purpose Registers	
Conversions54	Register File Map	
Converter Characteristics 101	Special Function Registers	
Module On/Off (ADON Bit)49	DC Characteristics84, 8	
Port Configuration Control (PCFG2:PCFG0 Bits) 50	Development Support	75
Sampling Requirements52	Direct Addressing	18
Special Event Trigger (CCP)	E	
Timing Diagram102	<b>E</b>	
Absolute Maximum Ratings81	Electrical Characteristics	31
ADCON0 Register	Errata	. 3
ADCS1:ADCS0 Bits49	External Power-on Reset Circuit	58
ADON Bit49	F	
CHS2:CHS0 Bits	Г	
GO/DONE Bit	Firmware Instructions	37
ADCON1 Register	1	
PCFG2:PCFG0 Bits50	ı	
ADRES Register	I/O Ports	
Architecture	I <sup>2</sup> C ( <u>SSP</u> Module)	
PIC16C62B/PIC16C72A Block Diagram5	ACK Pulse41, 42, 43, 44, 4	45
Assembler	Addressing4	42
MPASM Assembler75	Block Diagram4	
1411 7 (CM 7 (CCC) 1111 1111 1111 1111 1111 1111 111	Buffer Full Status (BF Bit)	
В	Clock Polarity Select (CKP Bit)	
Banking, Data Memory	Data/Address (D/A Bit)	
Brown-out Reset (BOR)55, 57, 59, 60, 61	Master Mode	
BOR Enable (BODEN Bit)55	Mode Select (SSPM3:SSPM0 Bits)	
BOR Status (BOR Bit)	Multi-Master Mode	45
Timing Diagram92	Read/Write Bit Information (R/W Bit) 42, 43, 44, 4	
	Receive Overflow Indicator (SSPOV Bit)	47
C	Reception	
Capture (CCP Module)34	Reception Timing Diagram	43
Block Diagram34	Slave Mode	41
CCP Pin Configuration34	Start (S Bit)45, 4	46
CCPR1H:CCPR1L Registers34	Stop (P Bit)45, 4	46
Changing Between Capture Prescalers34	Synchronous Serial Port Enable (SSPEN Bit)4	47
Software Interrupt	Timing Diagram, Data10	00
Timer1 Mode Selection	Timing Diagram, Start/Stop Bits	99
Capture/Compare/PWM	Transmission	
Interaction of Two CCP Modules	Update Address (UA Bit)4	46
Capture/Compare/PWM (CCP)	ID Locations55, 6	
CCP1CON Register	In-Circuit Serial Programming (ICSP)55, 6	
· _ · · · · · · · · · · · · · · ·	Indirect Addressing	
CCPR1H Register	FSR Register	
CCPR1L Register	INDF Register	
Enable (CCP1IE Bit)	Instruction Format	
Flag (CCP1IF Bit)		
RC2/CCP1 Pin		
Timer Resources		
: :::::::: Diauraiii		

# PIC16C62B/72A

PIR <sup>-</sup>	I Register	9, 15	5
	ADIF Bit		
	CCP1IF Bit	15	5
	SSPIF Bit	15	5
	TMR1IF Bit		
	TMR2IF Bit	15	5
Poin	ter, FSR		
	·		
POF	RTA		
	Analog Port Pins	6	ò
	PORTA Register		
	RA3:RA0 and RA5 Port Pins	19	)
	RA4/T0CKI Pin	6. 19	4
	RA5/SS/AN4 Pin		
	TRISA Register	10, 19	)
POF	RTB	, e	3
1 01			
	PORTB Register	9, 21	ı
	Pull-up Enable (RBPU Bit)	12	2
	RB0/INT Edge Select (INTEDG Bit)		
	nbo/int Edge Select (intedd bit)	12	-
	RB0/INT Pin, External	6, 63	3
	RB3:RB0 Port Pins	21	ı
	RB7:RB4 Interrupt on Change	63	)
	RB7:RB4 Interrupt on Change		
	Enable (RBIE Bit)	13 63	2
		10, 00	•
	RB7:RB4 Interrupt on Change		
	Flag (RBIF Bit)1	3, 21, 63	3
	RB7:RB4 Port Pins		
	TRISB Register	10, 21	ı
POF	RTC	F	ì
	Block Diagram		
	•		
	PORTC Register	9, 23	3
	RC0/T1OSO/T1CKI Pin		ì
	RC1/T1OSI Pin	6	)
	RC2/CCP1 Pin	6	3
	RC3/SCK/SCL Pin	6 30	a
		,	
	RC4/SDI/SDA Pin		
	RC5/SDO Pin	6, 39	)
	RC6 Pin		
	RC7 Pin		
	TRISC Register	10. 23	3
Door	scaler. Timer2	,	-
Posi			
	Select (TOUTPS3:TOUTPS0 Bits)	31	ı
Post	scaler, WDT		
	A : (DOA D:)	40.05	_
	Assignment (PSA Bit)		
	Block Diagram	26	3
	Rate Select (PS2:PS0 Bits)	12 25	=
	Contrabine Detroise Times Contrabine	,	΄.
	Switching Between Timer0 and WDT	26	)
Pow	er-on Reset (POR)55, 57, 5	9, 60, 61	ı
	Oscillator Start-up Timer (OST)		2
	Oscillator Start-up Timer (OST)	55, 55	,
	POR Status (POR Bit)	16	j
	Power Control (PCON) Register	60	)
	Power-down (PD Bit)		
	Power-on Reset Circuit, External		
	Power-up Timer (PWRT)	55. 59	)
	PWRT Enable (PWRTE Bit)		
	Time-out (TO Bit)	11, 57	7
	Time-out Sequence		
	•		
	Timing Diagram		
Pres	scaler, Capture	34	1
	scaler, Timer0		
1 100			
	Assignment (PSA Bit)		
	Block Diagram	26	3
	Rate Select (PS2:PS0 Bits)		
	Switching Between Timer0 and WDT	26	ò
Pres	caler, Timer1		
	Select (T1CKPS1:T1CKPS0 Bits)		
	OCICUL ( LIONE O L. LIONE OU DILS)	21	/

Prescaler, Timer2	36
Select (T2CKPS1:T2CKPS0 Bits)	
PRO MATE® II Universal Programmer	77
Program Counter	
PCL Register	
PCLATH Register	
Reset Conditions	
Program Memory	7
Interrupt Vector	
Paging	7, 17
Program Memory Map	
Reset Vector	7
Program Verification	66
Programming Pin (Vpp)	6
Programming, Device Instructions	
PWM (CCP Module)	
Block Diagram	
CCPR1H:CCPR1L Registers	
Duty Cycle	
Example Frequencies/Resolutions	
Output Diagram	
Period	
Set-Up for PWM Operation	
TMR2 to PR2 Match	
TMR2 to PR2 Match Enable (TMR2IE Bit)	1/
TMR2 to PR2 Match Flag (TMR2IF Bit)	
TWITE TO THE MATCH TIAG (TWITE II DIT)	
Q	
Q-Clock	36
Q Olook	
R	
Register File	8
	• • • • • • • • • • • • • • • • • • • •
Register File Man	5
·	
Reset	55, 57
ResetBlock Diagram	55 <b>,</b> 57
Reset  Block Diagram  Reset Conditions for All Registers	55, 57 58 6°
Reset  Block Diagram  Reset Conditions for All Registers  Reset Conditions for PCON Register	55, 57 58 6 <sup>2</sup>
Reset  Block Diagram  Reset Conditions for All Registers  Reset Conditions for PCON Register  Reset Conditions for Program Counter	55, 576660
Reset  Block Diagram  Reset Conditions for All Registers  Reset Conditions for PCON Register  Reset Conditions for Program Counter  Reset Conditions for STATUS Register	55, 57
Reset	55, 57606060
Reset	55, 57606060
Reset Conditions for All Registers Reset Conditions for PCON Register Reset Conditions for Program Counter Reset Conditions for STATUS Register Timing Diagram Revision History	55, 57606060
Reset	55, 57 56 60 60 60 60 60 11
Reset	55, 57 
Reset	55, 57, 65
Reset	55, 57, 65,78
Reset	55, 57, 6855, 57, 68
Reset	55, 57, 68,
Reset	55, 57, 68,
Reset	55, 57, 68
Reset	55, 57, 68
Reset	55, 57, 65
Reset	55, 57, 6578787878
Reset	55, 57, 66,
Reset	55, 57, 6578787878
Reset	55, 57, 68,
Reset	55, 57, 68,
Reset	55, 57, 56,
Reset	55, 57, 68,
Reset	55, 57, 66,
Reset	55, 57, 68,
Reset	